TSMC's Chang: 'The worst is behind us' on 28-nm
Dylan McGrath, EETimes
4/17/2012 11:20 PM EDT
SAN JOSE, Calif.—Morris Chang, chairman and CEO of Taiwan Semiconductor Manufacturing Co. Ltd. (TSMC), acknowledged Tuesday (April 17) that the foundry giant has experienced issues at the 28-nm node, but said the problems were related to capacity, not yield.
Chang told an audience at TSMC's annual technology symposium that TSMC's 28-nm yields have from the beginning been in line with the firm's projections.
To read the full article, click here
Related Semiconductor IP
- 1.8V/3.3V Switchable GPIO with I2C, HDMI, LVDS, ESD & Analog in TSMC 28nm
- 10mA, Capless High PSRR LDO Regulator for RF and Analog Applications in TSMC 28nm
- 30mA, Capless High PSRR LDO Regulator for RF and Analog Applications in TSMC 28nm
- 40mA, Capless High PSRR LDO Regulator for RF and Analog Applications in TSMC 28nm
- Real-Time-Clock Analog, Include 32K XOSC, Capaless LDO, POR, VDT - TSMC 28nm
Related News
- ARM and SMIC Broaden IP Partnership with 28nm Process for Mobile and Consumer Applications
- 28nm Powers TSMC Forward
- Renesas Electronics Develops Industry's First 28nm Embedded Flash Memory Technology for Microcontrollers
- Samsung Proliferates the Internet of Things with the Addition of RF Capabilities to its 28nm Process Technology for Foundry Customers
Latest News
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem
- Menta’s eFPGA Technology Adopted by AIST for Cryptography and Hardware Security Programs