Tality Showcases Path to Accelerate IC Design at Supercomm 2002
Leading Design and IP Provider Displays Its Innovation With Range of Complex IC Solutions
ATLANTA, GA - SUPERCOMM 2002 (Booth #22224) - June 4, 2002 - Tality Corporation will showcase four leading IC solutions at the 2002 Supercomm Conference. Providing world-class design services and Intellectual Property (IP), Tality is teaming with leading technology companies to bring innovative communications IC products to market. The following demonstrations will be on display at the conference:
SERDES ARCHITECTURE EXCEEDS ETHERNET STANDARDS SPECIFICATIONS
- Tality’s SerDes Architecture is smaller and uses less power than competing solutions.
- Features high-speed data transfer between two SerDes test chips with the fidelity of transmitted signal clearly demonstrated using Eye Diagrams.
- Demonstrates functional silicon of its Infiniband 2.5 Gbit/s SerDes IP fabricated in TSMC’s 0.18µm generic logic CMOS process. The silicon is assembled in a low-cost, bonded BGA package. The silicon will be demonstrated using two test chips, each containing four SerDes channels, mounted on test PCBs.
In 2001, eMagin received a Product-of-the-Year Award from the editors of Electronic Products magazine for the development of its SVGA+ (852x600 color pixels) high-resolution active matrix OLED microdisplay. eMagin’s Microdisplay technology is used in small, optically-viewed devices such as video headsets, medical microsurgery headsets, camcorders and camera viewfinders.
- The SVGA+ active matrix OLED provides an integrated analog interface microdisplay solution.
- Tality’s IC accepts dc-coupled R, G, B inputs with separate external vertical and horizontal synchronization inputs, in accordance with the VESA and VSIS standard.
- Tality delivered its MAC months ahead of its nearest competitor. Tality’s integrated RF IC solution for 802.11 offers customers an accelerated path to bringing WiFi products to the market.
- The MAC features a synthesizable core and protocol stack for the implementation of 802.11a, 802.11b, and dual-mode systems.
- Designed from the ground up as a highly optimized, deeply integrated system, for maximum data throughput with minimum processor load and chip power consumption.
- Tality will shortly sign-up its fifth licensee for this technology.
- Recognizes Tality as one of the five IP providers that have been accredited by NIST Cryptographic Module Validation.
- Meets the NIST standards - Tality’s Triple DES (Federal Information Processing Standard 81) and Secure Hashing (Federal Information Processing Standard 180-1) IP have been validated by NIST.
- Demonstration showcases the accredited encryption by encoding/decoding data moving through a network.
Tality Corporation, a subsidiary of Cadence Design Systems, Inc. (NYSE:CDN), is the world’s largest electronic product development outsourcing provider. Leading and emerging technology companies around the globe leverage Tality’s engineering services and intellectual property for the design of complex electronic systems and integrated circuits. Tality is headquartered in San Jose, California. For more information about Tality, please visit us at www.tality.com.
Related Semiconductor IP
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
Related News
- Tality eyes new path for profitability
- Aware, Inc. showcases DSL technology leadership at SuperComm 2002
- Robust AI Demand Drives 6% QoQ Growth in Revenue for Top 10 Global IC Design Companies in 1Q25
- Secure Your IC Design Project Slot with CoreHW for Q4 2025 & 2026
Latest News
- CAST Introduces MAC-SEC-MG IP Core for Secure 10G+ Ethernet SoC Designs
- Crypto Quantique and Attopsemi Unite PUF and I-fuse® OTP technology to Deliver Zero-Overhead Device Enrollment on FinFET Technology
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory