Summit Design Launches Visual IP Version 3.0 for PC Platform Support
IP News
Summit Design Launches Visual IP Version 3.0 for PC Platform Support
BEAVERTON, Ore.----December 20, 1999-- Summit Design has announced the release of it's Visual IP Version 3.0. Visual IP has proven its ability to successfully handle a full IP cycle from the IP creation phase, to integration of the same IP in a large number of design environments, and simulation of the same model.
With version 3.0, Visual IP has been enhanced with the following; Visual IP models can now be created and run on PC's, under both Windows 98 and Windows NT. Visual IP supports creation of parameterized models that can be configured by the end users. In addition, support for SDF timing files has been improved to handle local and global timing files.
``Visual IP has dramatically improved the ability of IP developers to deliver fully-protected simulation models to potential IP users, even before the IP has been completed,'' said Rami Rachamim, director of product marketing at Summit Design. ``The smooth, low-cost distribution of IP which Visual IP provides to all IP players turns out to be not only an engineering technology, but a very effective marketing tool.''
About Visual IP
Visual IP includes an IP Model Compiler to create protected Visual IP (VIP) models, and an IP Model Manager that reads and simulates these models under various simulation engines.
The IP Model Compiler allows IP developers to create a single-source model from their HDL core. The product then compiles the core, together with pertinent design, verification, and documentation data, into a protected model. The single-core model approach reduces the number of models that have to be created, translated, and maintained.
The VIP Model streamlines IP evaluation, interface debugging, and integration by allowing designers to quickly explore and understand the behavior of the IP core and its interface. The VIP Model provides critical design information such as access to selected internal registers, SDF timing shell, test vectors, and user documentation. The IP Model Manager enables executing the VIP model using any one of the supported simulation environments, or stand-alone. The Manager's control panel provides a high degree of model interactivity, allowing users to set and remove breakpoints, override internal register values, and specify input vectors. It also includes an object browser for viewing documentation. The Manager's open debugging and display environment is easily customized using the industry standard Tcl/Tk toolkit.
Availability
Visual IP 3.0 is now available, and includes the option of site licenses. Currently supported simulators include ModelSim from Model Technology, Leapfrog, Verilog-XL and NC-Verilog from Cadence, and VCS from Synopsys. On UNIX, Visual IP runs under Sun Solaris, HP-UX, and IBM-AIX; and on PC's under Windows 98 and Windows NT.
About Summit
Summit Design, Inc. (NASDAQ:SMMT) is a leading international supplier of engineering software products in the areas of high-level design creation, analysis and verification. The world's top electronics companies use Summit products to increase engineering productivity, reduce development time, and improve the quality of their products. Summit is located at 9305 S.W. Gemini Drive, Beaverton, Ore., 97008; (503) 643-9281; http://www.summit-design.com.
Contact:
Summit Design
Rami Rachamim, 011-972-9-9708703
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- Summit Design And ARM To Support Visual Elite ESC Co-Design And Co-Verification Platform
- Arteris Delivers FlexNoC Version 3 to Enhance System-on-Chip (SoC) IP Assembly
- Avery Continues to Drive CXL Adoption with New Virtual Platform Features in Support of Version 3.0
- GlobalFoundries Unveils Power-Efficient Advancements to 22FDX® Platform at Annual Tech Summit
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack