Strategies for Addressing More Complex Custom Chip Design
By Abhishek Jadhav, EETimes | March 21, 2025
Unprecedented growth and demand for edge computing and high-performance computing (HPC) is creating new opportunities and significant challenges for custom chips. We spoke to Sondrel CEO Oliver Jones to discuss some of the approaches to addressing these needs.
Custom chip design is a multifaceted process involving many considerations, from power efficiency and performance trade-offs to manufacturing and packaging complexities. One of the primary challenges in this domain is managing power, performance and area (PPA) trade-offs.
Designers must carefully balance these factors to ensure that the final product meets the strict requirements of modern applications like AI at the edge or HPC workloads. Additionally, the process involves navigating geopolitical disruptions and supply chain constraints, which can delay production and increase costs.
To read the full article, click here
Related Semiconductor IP
- Flexible Pixel Processor Video IP
- 1.6T/3.2T Multi-Channel MACsec Engine with TDM Interface (MACsec-IP-364)
- 100G MAC and PCS core
- xSPI + eMMC Combo PHY IP
- NavIC LDPC Decoder
Related News
- sureCore extends its sureFIT design service to include custom memory solutions for AI applications
- sureCore extends its sureFIT design service to include custom memory solutions for AI applications
- ICE-G3 EPU Adds Cluster Controller to Save More Energy For Complex Chip Power Architectures
- Imec pioneers unique, low-power UWB receiver chip: 10x more resilient against Wi-Fi and (beyond) 5G interference
Latest News
- Silvaco Announces CEO Transition
- Arm recruits Amazon’s top IC developer
- Ashling Announces RiscFree™ Debug and Trace Support for Tenstorrent TT-Ascalon™ RISC-V CPUs
- Chips&Media Launches Cframe60: A Lossless & Lossy frame Compression Standalone HW IP
- Cirrus Logic and GlobalFoundries Expand Strategic Investment to Advance Next-Generation Mixed-Signal Semiconductor Manufacturing in the U.S.