Strategies for Addressing More Complex Custom Chip Design
By Abhishek Jadhav, EETimes | March 21, 2025
Unprecedented growth and demand for edge computing and high-performance computing (HPC) is creating new opportunities and significant challenges for custom chips. We spoke to Sondrel CEO Oliver Jones to discuss some of the approaches to addressing these needs.
Custom chip design is a multifaceted process involving many considerations, from power efficiency and performance trade-offs to manufacturing and packaging complexities. One of the primary challenges in this domain is managing power, performance and area (PPA) trade-offs.
Designers must carefully balance these factors to ensure that the final product meets the strict requirements of modern applications like AI at the edge or HPC workloads. Additionally, the process involves navigating geopolitical disruptions and supply chain constraints, which can delay production and increase costs.
To read the full article, click here
Related Semiconductor IP
- Lightweight and Configurable Root-of-Trust Soft IP
- Message filter
- SSL/TLS Offload Engine
- TCP/UDP Offload Engine
- JPEG-LS Encoder IP
Related News
- OpenAI Reportedly to Finalize In-House AI Chip Design Soon, Set for TSMC’s 3nm Production
- ICE-G3 EPU Adds Cluster Controller to Save More Energy For Complex Chip Power Architectures
- Imec pioneers unique, low-power UWB receiver chip: 10x more resilient against Wi-Fi and (beyond) 5G interference
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
Latest News
- Cadence to Acquire Arm Artisan Foundation IP Business
- Shifting Sands in Silicon by Global Supply Chains
- VeriSilicon Launches Ultra-Low Power OpenGL ES GPU with Hybrid 3D/2.5D Rendering for Wearables
- Vertex Growth commits €10M in Dolphin Semiconductor
- AMD Achieves First TSMC N2 Product Silicon Milestone