SoC cost, complexity driving IP collaboration
George Leopold, EE Times
(04/15/2008 4:50 PM EDT)
SAN JOSE, Calif. — Growing complexity and the staggering costs associated with designing systems-on-chip are forcing companies to seek collaboration on a variety of intellectual property issues. Chip industry executives and IP vendors speaking at a IP symposium here on Tuesday (April 15) agreed that greater collaboration is needed on issues like design reuse and standards.
The key drivers are complex designs that are gradually moving to 45-nm feature sizes and skyrocketing costs associated with chip design and generating internal IP. Company engineers estimated the cost of some SoC designs has soared to $100 million per device.
"We need intense innovation in the IP industry [and] intense collaboration," said Gadi Singer, vice president of Intel Corp.'s SoC Enabling Group.
Chip makers are coping with skyrocketing R&D costs by seeking more IP partners. At the same time, they want to expand their IP licensing business to recoup some of their R&D investment. But some experts said greater collaboration is stymied by the poor quality of some IP blocks and fragmented industry standards.
"Only a small number [of IP providers are] viable and have the deep pockets needed to provide quality," said Peter Hirt, manager of IP procurement and partnerships at STMicroelectronics. Maintaining quality is a challenge, and the quality of IP providers "is not there beyond the top tier of companies," Hirt said.
(04/15/2008 4:50 PM EDT)
SAN JOSE, Calif. — Growing complexity and the staggering costs associated with designing systems-on-chip are forcing companies to seek collaboration on a variety of intellectual property issues. Chip industry executives and IP vendors speaking at a IP symposium here on Tuesday (April 15) agreed that greater collaboration is needed on issues like design reuse and standards.
The key drivers are complex designs that are gradually moving to 45-nm feature sizes and skyrocketing costs associated with chip design and generating internal IP. Company engineers estimated the cost of some SoC designs has soared to $100 million per device.
"We need intense innovation in the IP industry [and] intense collaboration," said Gadi Singer, vice president of Intel Corp.'s SoC Enabling Group.
Chip makers are coping with skyrocketing R&D costs by seeking more IP partners. At the same time, they want to expand their IP licensing business to recoup some of their R&D investment. But some experts said greater collaboration is stymied by the poor quality of some IP blocks and fragmented industry standards.
"Only a small number [of IP providers are] viable and have the deep pockets needed to provide quality," said Peter Hirt, manager of IP procurement and partnerships at STMicroelectronics. Maintaining quality is a challenge, and the quality of IP providers "is not there beyond the top tier of companies," Hirt said.
To read the full article, click here
Related Semiconductor IP
- 5G-NTN Modem IP for Satellite User Terminals
- 14-bit 12.5MSPS SAR ADC - Tower 65nm
- 5G-Advanced Modem IP for Edge and IoT Applications
- TSN Ethernet Endpoint Controller 10Gbps
- 13ns High-Speed Comparator with no Hysteresis
Related News
- Synopsys and Arm Strengthen Collaboration for Faster Bring-Up of Next-Generation Mobile SoC Designs on the Most Advanced Nodes
- Sunplus and Ceva Expand Collaboration to Bring Bluetooth Audio to the airlyra SoC Family for Wireless Speakers, Soundbars and other Wireless Audio Devices
- Cadence Accelerates SoC, 3D-IC and Chiplet Design for AI Data Centers, Automotive and Connectivity in Collaboration with Samsung Foundry
- Chip Interfaces, through its JESD204C IP, supports Extoll’s collaboration in the development of Eridan’s next-generation ASIC
Latest News
- MIPS, GlobalFoundries Bet on Physical AI
- IPrium releases LunaNet AFS LDPC Encoder and Decoder for Lunar Navigation Satellite Systems
- Quintauris Introduces Altair: The Unified RISC-V Profile for Embedded Systems
- IAR accelerates SDV development with Infineon DRIVECORE bundles and AURIX™ RISC-V Debug capabilities
- Ceva Launches PentaG-NTN™ 5G Advanced Modem IP, Enabling Satellite-Native Innovators to Rapidly Deploy Differentiated LEO User Terminals