Silicon Interfaces announces the release of its IEEE 1394 uVC Verification IP using Cadence IPCM Universal Reuse Methodology (URM)
-- Silicon Interfaces' IEEE 1394-1995/2000 Link Layer Controller uVC is a fully documented, off the shelf component using Cadence Incisive Plan-to-Closure Universal Reuse Methodology (URM) for functional verification environment. The URM Compliant uVC is based on an eRM compliant eVC which has been proven in the market. By Q1 2008, this uVC shall be available in OVM (Open SystemVerilog Verification methodology).
The IEEE 1394 -1995/2000 link layer controller (from now on referred to only as 1394) provides connectionless acknowledged data transfer services between a source node and destination node where node is an addressable device attached to the serial bus with at least a minimum set of control registers.
The IEEE 1394 Function Controller uVC verifies designs that include IEEE 1394 Function Controller. This uVC consists of a complete set of elements for stimulating, checking, and collecting coverage information for the IEEE 1394 protocol, as well as thoroughly exercises the link controller.
The uVC supports IEEE 1394 PHY specification at the Physical side and Transaction Layer specification at the Host side. Data transmission can be configured to be at 100, 200 or 400 Mbps and can also be configured to be asynchronous or isochronous transaction.
Related Semiconductor IP
Related News
- Accellera Board Approves Universal Verification Methodology for Mixed-Signal (UVM-MS) 1.0 Standard for Release
- Silicon Interfaces announces its OVM Based IEEE 1394 Link Layer Controller Verification IP
- AMIQ EDA Updates UVM Rule Checks for Latest Release of the Universal Verification Methodology Standard
- Chip Interfaces Successfully Completes Interlaken IP Interoperability Test with Cadence 112G Long-Reach PHY
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack