Dolphin Integration announces a thrilling release of the already celebrated Cassiopeia architecture for ROM
Meylan, France – November 19, 2010. The latest release of the single metal via-programmable sROMet Cassiopeia is now available as a complement of Dolphin’s High Density and Low Power Panoply of silicon IP for the 130 nm process.
“To maintain or increase their strength on the market, manufacturers of high density consumer and nomadic devices must regularly offer more features to their end customers - while maintaining competitive pricing. Finding the best compromise between low power and cost reduction is a significant challenge for SoC designers”, said Elsa BERNARD-MOULIN, Product Manager, Dolphin Integration Library Product Line.
The Cassiopeia architecture for ROM meets the most demanding power budgets thanks to its smart low power design. Cassiopeia also allows cost reduction thanks to its high density architecture and Design for Yield.
Customers’ Benchmarks demonstrate that the sROMet Cassiopeia is:
- Up to 50% less power consuming and
- 5% up to 30% denser than alternative solutions
Please follow the link below to get access to the key benefits and features of this product:
http://www.design-reuse.com/sip/view.php?id=15733
For more information about the High Density and Low Power Panoply:
http://www.design-reuse.com/sip/view.php?id=23771
About Dolphin Integration
Dolphin Integration is up to their charter as the most adaptive and lasting creator in the Microelectronics Design Industry to "enable mixed signal Systems-on-Chip". It stars a quality management stimulating reactivity for innovation as well as independence and partnerships with Foundries. Their current mission is to supply worldwide customers with fault-free, high-yield and reliable sets of CMOS Virtual Components. The strategy is to follow product launches with evolutions addressing future needs, emphasizing resilience to noise and drastic reductions of power-consumption at SoC level, thanks to their own EDA solutions enabling Integration Hardware Modeling (IHM) and Application Hardware Modeling (AHM) as well as early Power and Noise assessment, plus engineering assistance for Risk Control. For more information about Dolphin, visit: www.dolphin.fr/ragtime
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
Related News
- Virtual Silicon Expands Embedded Memory Offering With New SRAMs and Metal ROM
- CSR launches 2 new ROM based products - the next step in the evolution of Bluetooth silicon
- Unicore Microsystems ramps production of its smart card microcontrollers with ROM and EEPROM IP from Aplus Flash Technology
- DOLPHIN Integration releases a ROM in 65 nm with Ultra high density and ultra low leakage
Latest News
- Mixel MIPI IP Integrated into Automotive Radar Processors Supporting Safety-critical Applications
- GlobalFoundries and Navitas Semiconductor Partner to Accelerate U.S. GaN Technology and Manufacturing for AI Datacenters and Critical Power Applications
- VLSI EXPERT selects Innatera Spiking Neural Processors to build industry-led neuromorphic talent pool
- SkyWater Technology and Silicon Quantum Computing Team to Advance Hybrid Quantum-Classical Computing
- Dnotitia Revolutionizes AI Storage at SC25: New VDPU Accelerator Delivers Up to 9x Performance Boost