Si2 Announces Creation of the Si2 LLM Benchmarking Coalition
Expediting the development of high-quality LLMs for semiconductor design
AUSTIN, Texas-- August 7, 2025 -- The Silicon Integration Initiative (Si2) announced today the creation of the LLM benchmarking coalition (LBC) to expedite the development of high-quality large language models (LLMs) for semiconductor design problems. Si2 also announced that NVIDIA is joining as a founding member of the new coalition and that the coalition will build on the company’s open-source Comprehensive Verilog Design Problems (CVDP) benchmark that provides an LLM evaluation framework for LLMs used for Register-transfer level (RTL) design and verification problems.
The Si2 Large Language Model Benchmarking Coalition is one of four Coalitions supported by Si2, a not-for-profit member organization whose members innovate on trusted standards and share solutions that lower development costs and increase design productivity.
The Si2 LLM Benchmarking Coalition’s corporate and academic members will build upon the RTL design and verification benchmarks provided in CVDP by extending problems to cover new categories and design domains, monitoring a leaderboard of results, refining benchmarking methods and metrics, and providing an interpretation of the results.
Leigh Anne Clevenger, Si2 vice president of technology, said, “The motivation for LBC came from the 2024 IEEE International Workshop on LLM-Aided Design (LAD’24) which highlighted a lack of benchmarks to evaluate the quality-of-results for Verilog for hardware design. Many current Si2 AI/ML in EDA SIG member companies and universities plan to participate, with experts already providing important input for enhancing and expanding the benchmarks in CVDP to make it an industry and academia-wide effort.”
Robert Aslett, Si2 CEO, stated, “We are excited about the very positive reaction received during initial discussions with representatives from several semiconductor companies and academic institutions. We are now in the process of signing up members of the coalition.”
Learn more about Si2 and becoming a member of the LLM Benchmarking Coalition by visiting Si2.
Related Semiconductor IP
- Rad-Hard GPIO, ODIO & LVDS in SkyWater 90nm
- 1.22V/1uA Reference voltage and current source
- 1.2V SLVS Transceiver in UMC 110nm
- 1.8V/3.3V GPIO With I2C Compliant ODIO in GF 55nm
- Verification IP for UALink
Related News
- Si2 Forms New Open Modeling Coalition
- Strategic Partnership Between Si2 and The SPIRIT Consortium to Facilitate Productivity Improvement for SoC Design Flow
- TSMC and Co-Development Partners Mentor and Synopsys Donate iDRC to Si2
- IBM, GLOBALFOUNDRIES Enhance Si2 Unified Power Model Standard
Latest News
- EXTOLL received GlobalFoundries Award for “Interface IP Partner of the Year”
- AiM Future and Franklin Wireless Sign MOU to Jointly Develop Lightweight AI Model and High-Efficiency 1 TOPS AI SoC Chipset
- GlobalFoundries and Silicon Labs Partner to Scale Industry-Leading Wi-Fi Connectivity
- GlobalFoundries Announces Availability of 22FDX+ RRAM Technology for Wireless Connectivity and AI Applications
- GlobalFoundries Announces Production Release of 130CBIC SiGe Platform for High-Performance Smart Mobile, Communication and Industrial Applications