Rambus 推出高带宽内存HBM3接口子系统
By Gary Hilson, EETimes (August 23, 2021)
Final specifications for High Bandwidth Memory (HBM) 3 haven’t been finalized, but that’s not preventing Rambus from laying the groundwork for its adoption, driven by the memory bandwidth requirements of for AI and machine learning model training.
The silicon IP vendor has released its HBM3-ready memory interface consisting of a fully integrated physical layer (PHY) and digital memory controller, the latter drawing on intellectual property from its recent acquisition of Northwest Logic.
The subsystem supports data rates of up to 8.4 Gbps, leveraging decades of experience in high-speed signaling expertise as well as 2.5D memory system architecture design and enablement, said Frank Ferro, senior director of product marketing for IP cores. By delivering 1 terabyte per second of bandwidth, Rambus’ HBM3-compliant memory interface is said to double the performance of high-end HBM2E memory subsystems.
To read the full article, click here
Related Semiconductor IP
- Simulation VIP for HBM3
- TSMC CLN7FF HBM3 PHY
- HBM3 Synthesizable Transactor
- HBM3 Memory Model
- HBM3 DFI Verification IP
Related News
- Rambus 通过 9.6 Gbps HBM3 内存控制器 IP 大幅提升 AI 性能
- Rambus推出支持HBM3的内存子系统,速率可达8.4Gbps,助力AI/ML性能提升
- Rambus的加密技术研究中心发布CryptoMedia平台为高级数字娱乐应用提供安全访问保护
- Rambus发布基于三星LPP制程的串行链路物理层