Dolphin Integration launch their unique JAXpower structure for optimized power regulators
Meylan, France – October 15, 2010. Dolphin Integration, the enabler of Mixed Signal Systems-on-Chip (SoC) now provide Integrators with solutions for optimizing Power Management Networks (PMN). Indeed, embedding PMIC functions must not maintain a monolithic structure but must be properly disseminated throughout the SoC. Their JAXpower structure enables networking Power Management, whatever the SoC application schematics. Blocks of readymade regulators are selected to match integrators' needs, depending on the loads of separate Silicon IP, and their specific optimization criteria.
As a result, integrators can reach any optimization compromise: high efficiency, low BoM, low noise, low power or high density, while benefiting from a fast delivery of the network kit. Thanks to a wide possibility of configurations, SoC designers only need a single provider for the entire PMN if they wish for reducing their time to market. Dolphin Integration provides either FAEs support or can deliver a Custom Training Package for the diverse modeling needs of a realistic PMN.
Virtual Components of Silicon IP from Dolphin are now supplied with their JAXpower regulator:
- High-resolution audio converters benefit from low-noise and low-consumption regulators, while embedding pop-up noise reduction functions, etc.
- Logic blocks (including RAMs and standard cells) benefit from dual voltage regulators enabling autonomous power islet and low-voltage operation.
For more information on this structured approach and the Power Management Network offering, have a look at shCOD95.SP04-Helium2-2V5 presentation sheet, a CODED with an embedded regulator or inquire from the following contact: jazz@dolphin.fr
About Dolphin Integration
Dolphin Integration is up to their charter as the most adaptive and lasting creator in the Microelectronics Design Industry to "enable mixed signal Systems-on-Chip". It stars a quality management stimulating reactivity for innovation as well as independence and partnerships with Foundries. Their current mission is to supply worldwide customers with fault-free, high-yield and reliable sets of CMOS Virtual Components. The strategy is to follow product launches with evolutions addressing future needs, emphasizing resilience to noise and drastic reductions of power-consumption at SoC level, thanks to their own EDA solutions enabling Integration Hardware Modeling (IHM) and Application Hardware Modeling (AHM) as well as early Power and Noise assessment, plus engineering assistance for Risk Control. For more information about Dolphin, visit: www.dolphin.fr/jazz
Related Semiconductor IP
- Post-Quantum Digital Signature IP Core
- Compact Embedded RISC-V Processor
- Power-OK Monitor
- RISC-V-Based, Open Source AI Accelerator for the Edge
- Securyzr™ neo Core Platform
Related News
- Vidatronic Expands Portfolio of Power Management, Analog, and Security IP with Additional 180 nm to 22 nm Technologies for IoT Applications Available for Licensing
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Dolphin Design teams up with Raspberry Pi for advanced chip power management
- M31 cooperates with Tower Semiconductor to develop advanced SRAM and ROM solutions for its 65nm Power Management Platform
Latest News
- Arm vs. RISC-V: Same DNA, Different Flight Paths
- How EdgeQ Is Building India’s First Unified 5G + AI SoC
- UMC Introduces 55nm BCD Platform to Elevate Power Efficiency for Smartphones, Consumer Electronics, and Automotive Applications
- SmartDV Announces Multiple Customer Licenses for MIPI® SoundWire® I3S℠ 1.0 IP Portfolio
- Sofics Tapes Out Test Chip on TSMC 4nm Process with Novel ESD IP and Low-Power 1.8V and 3.3V GPIO Solutions