PCIe 7.0 specification reaches "half way point"
By Nick Flaherty, eeNews Europe (April 3, 2024)
The latest version of PCI Express, PCIe 7.0, is on track for launch in 2025 with version 0.5 available today.
PCIe 7.0 updates the standard for PAM4 signalling to achieve 128 GT/s raw bit rate and up to 512 GB/s bi-directionally via x16 configuration while still being backwards compatible. Most leading systems are only now shipping PCIe 5.0 in chips, and PCIe 6.0 was released as a standard at the end of 2021.
The PCIe 7.0 technology is aimed to be a scalable interconnect solution for data-intensive markets including 800G Ethernet, artificial intelligence, machine learning, cloud hyperscaler data centres, high performance computing (HPC) and quantum computing.
To read the full article, click here
Related Semiconductor IP
- PCIe 7.0 Controller with AXI
- PCIe 7.0 Switch
- PCIe 7.0 Retimer Controller with CXL Support
- PCIe 7.0 Controller
- PHY for PCIe 7.0 and CXL
Related News
- PCI-SIG Releases PCIe 6.0 Specification Delivering Record Performance to Power Big Data Applications
- Cadence Achieves PCIe 5.0 Specification Compliance for PHY and Controller IP in TSMC Advanced Technologies
- PCI-SIG® Announces PCI Express® 7.0 Specification to Reach 128 GT/s
- Alphawave Semi and Teledyne LeCroy Unveil PCIe 7.0 Signal Generation and Measurement
Latest News
- PCI-SIG® Releases PCIe® 7.0 Specification to Support the Bandwidth Demands of Artificial Intelligence at 128.0 GT/s Transfer Rates
- PCI-SIG® Announces PCIe® Optical Interconnect Solution
- Cadence Advances Design and Engineering for Europe’s Manufacturers on NVIDIA Industrial AI Cloud
- Marvell Expands Custom Compute Platform with UALink Scale-up Solution for AI Accelerated Infrastructure
- Synopsys Achieves PCIe 6.x Interoperability Milestone with Broadcom's PEX90000 Series Switch at PCI-SIG DevCon 2025