Vivante's OpenGL ES 2.0 Conformance Submission First to Support Depth Texture Extension

SUNNYVALE, California -- July 28, 2008 -- Vivante Corporation today announced that it has become the first OpenGL® ES 2.0 3D graphics technology provider to submit conformance results that include the Depth Texture extension (OES_depth_texture). OpenGL ES 2.0, an industry-specified fully programmable application programming interface (API), enables rapid rendering of cutting-edge 3D graphics for consumer electronics devices like high definition home entertainment, cell phones and cameras as well as navigation and automotive applications.

Vivante has submitted conformance results based on the GC600 2D/3D GPU IP core for the OpenGL ES 2.0 conformance test to the KhronosTM Group for review. The Khronos Group is an independent industry consortium responsible for the development, promotion and certification of the OpenGL ES standard.

 The Depth Texture extension to the OpenGL ES 2.0 application programming interface (API) enables dynamic shadow rendering. Dynamic shadows give applications like 3D Graphical User Interfaces real life animation qualities. This enables consumer products with screen resolutions from large screen 1080p HDTV to handheld screens to produce the "wow factor" system makers are looking for to differentiate their products. For applications like 3D maps, automotive instrument clusters and gaming, dynamic shadows bring realistic, life-like qualities to 3D scenes. An example application for depth texture rendering in 3D navigation is a variable light source calculated using time, date, location and weather information with dynamic shadowing to mimic real time conditions.

Vivante is working closely with OpenGL ES 2.0 application developers and Vivante’s semiconductor solution provider licensees to deliver realistic graphics capabilities to a broad range of consumer and automotive electronics devices including high definition home entertainment, mobile devices and automotive instrument cluster and console displays.

×
Semiconductor IP