Open-Silicon Achieves Ultra High Performance Using Cadence Silicon Realization Technology to Tape-Out Breakthrough 2.4 GHz ASIC Processor
BANGALORE, India, 15 Nov 2010 -- Cadence Design Systems (India) Pvt Ltd., a subsidiary of Cadence Design Systems, Inc. (NASDAQ: CDNS), announced that Open-Silicon, Inc., a leading semiconductor company focused on ASIC design, develop-to-spec, and derivative ICs, has successfully taped out a breakthrough high-performance processor at over 2.4GHz under typical conditions utilizing the Cadence® Silicon Realization product line. Open-Silicon completed the entire design using Cadenceâs integrated end-to-end Encounter® digital design, implementation, and manufacturability signoff technology.
âCadence offers a complete suite of tools for designing ASICs and strong customer support. We have fine tuned the tools and found good results from synthesis through to tapeout. Cadenceâs Silicon Realization technology has also been a key contributor to our ongoing efforts to increase our predictability and reliability, both of which are critical to the Open-Silicon custom silicon solution,â said Taher Madraswala, vice-president of engineering at Open-Silicon.
Open-Siliconâs chips go into products where performance, power and time-to-market are paramount. Cadenceâs Silicon Realization product line optimizes logical, physical, electrical, and manufacturing effects concurrently, eliminating iteration without sacrificing design quality by addressing timing sensitivity, yield variation, and leakage power from the start, thereby achieving the objectives of performance, power, and cost.
âWe see Cadence as a key collaborator for Open-Silicon as we move towards 28-nanometer design and as the industry moves towards a design-lite model,â said Dr. Naveed Sherwani, president and CEO of Open-Silicon, Inc. âWe are confident that working with Cadence will help us achieve our customersâ specific goals.â
Cadence recently announced a new holistic approach to Silicon Realization that moves chip development beyond its traditional patchwork of point tools to a streamlined end-to-end path of integrated technology, tools, and methodology. The new approach is focused on offering products and technologies that deliver on the three essential requirements for a deterministic path to silicon: unified design intent, abstraction and convergence. A key element of the Cadence EDA360 strategy, this approach is aimed at boosting productivity, predictability and profitability while reducing risk.
âThe 2.4 GHz processor that Open-Silicon has taped out is a testament to the company's expertise in designing cutting-edge, high-performance chips,â said Chi-Ping Hsu, senior vice president of R&D, Silicon Realization Group at Cadence. âWe are excited that our high-performance Silicon Realization product line has enabled Open-Silicon to demonstrate ultra high levels of ASIC processor performance while also helping improve their time-to-market performance.â
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
Related Semiconductor IP
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
Related News
- Brite Semiconductor, Open-Silicon and HiSilicon Announce Silicon Success of 65nm Wireless Network Chip
- Open-Silicon Integrates 50 DesignWare Interface and Analog IP Products with 100 Percent Silicon Success
- Open-Silicon Extends Long-Term Collaboration with Mentor Graphics Technologies for Custom SoC Design Success
- Covid-19 and The Success Story of Taiwan
Latest News
- CAST Introduces MAC-SEC-MG IP Core for Secure 10G+ Ethernet SoC Designs
- Crypto Quantique and Attopsemi Unite PUF and I-fuse® OTP technology to Deliver Zero-Overhead Device Enrollment on FinFET Technology
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory