OmniPHY Unveils 25G Backplane SerDes Silicon on TSMC 28nm Technology
Low-latency architecture paves the way for mass adoption of 100GbE Ethernet
San Jose, Calif. – March 30, 2017 – OmniPHY Inc. today announced silicon availability of its industry-leading, low-latency backplane SerDes PHY which delivers enterprise-class performance in demanding backplane applications. Developed on TSMC’s 28nm process technology based on relevant IEEE 802.3 standards, this solution meets the growing demands of data center applications, while also minimizing latency for emerging applications like financial transaction processing.
“To meet the growing demand for low-latency high-speed Ethernet, we have developed a high-performance design on a mainstream process node,” said Claude Gauthier, Chief Technology Officer of OmniPHY. “Additionally, the design is truly multi-protocol and capable of supporting several protocols from 1- to 28Gb/s. It is great to see the silicon validate our rigorous design methodologies.”
Figure 1: Transmitted 25G Eye Diagram
The industry-standard interfaces offered by OmniPHY are robust and designed to operate under harsh electrical conditions. For additional information on OmniPHY products and solutions, or to schedule a technology demonstration, please contact sales@omniphysemi.com.
About OmniPhy
Omniphy is an American mixed-signal semiconductor IP company based in San Jose, California, with satellite offices across the world. The company specializes in intellectual property and develops high-performance Ethernet PHYs and SerDes interfaces for the Automotive, Industrial, Consumer, and Networking markets. For more information visit http://omniphysemi.com or contact sales@omniphysemi.com.
Related Semiconductor IP
- 25G Ethernet Intel® FPGA IP
- ITU 25G PON LDPC Encoder and Decoder
- UDP 100G / 40G / 25G / 10G / 1G IP core
- 200G / 100G / 40G / 25G / 10G / 1G TCP Offloading Engine
- 25G Automotive (AC) version of the Enterprise / XLG PCS
Related News
- PLDA and OmniPhy Announce PCIe Gen 2 Controller and PHY Combination for the TSMC 28nm Process
- OmniPhy Announces 2.5v I/O Transistor based Mixed Signal PHY Availability in TSMC 28nm HPM
- Faraday Leads Industry with 28G Programmable SerDes at 28nm for Networking ASIC
- MosChip Announces Multi-Protocol Long Range 8G SerDes PHY in 28nm
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack