OCP-IP Releases Functional Coverage Guidelines; Guidelines eliminate the need for ''best guess'' verification by engineers
In a pseudo-random based verification environment in which the stimuli are randomly generated within a set of constraints, a solid Functional Coverage indicates which parts of the state space were covered, and which parts were not. For the uncovered corners, the generation constraints must be tightened, or specific directed tests must be written.
Work on the Functional Coverage was completed by the OCP-IP Functional Verification working group including representatives from: Jeda Technologies, MIPS, Sonics Inc, Synopsys, Texas Instruments, TransEDA, and Yogitech. This work compliments a set of formal compliance checks already released by the FVWG in October 2005.
"The new coverage guidelines make it easier for engineers to have even greater verification coverage as a part of the OCP socket," said Jeroen Vliegen, System Engineer for Texas Instruments and member of the OCP-IP Functional Verification Working Group. "It was a pleasure leading the collaboration between such productive members of OCP-IP's FVWG."
"The configurability of the OCP protocol fits naturally with today's Functional Coverage driven verification methodology," said Steve McMaster, Senior Staff Engineer for Synopsys and Chairman of the OCP-IP FVWG. "It was a pleasure to participate in this important work with such a dynamic group."
“Presenting defined functional coverage guidelines to the industry further strengthens the value and utility of the OCP standard”, said Silvano Motto, CEO of Yogitech. “This significant accomplishment was made possible by the expert contributions of the OCP-IP FVWG team, in which I am very proud Yogitech participated as a verification IP provider.”
“ The guidelines produced by our Functional Verification Working Group are yet another extremely valuable addition to OCP-IP’s robust, thriving infrastructure, said Ian Mackintosh, president OCP-IP.” “We are proud of the leading-edge work completed by our Functional Verification Working Group.”
Members may download and review a copy of the compliance checks by visiting the member’s only section at www.ocpip.org
About OCP-IP
The OCP International Partnership Association, Inc. (OCP-IP), formed in 2001, promotes and supports the Open Core Protocol (OCP) as the complete socket standard ensuring rapid creation and integration of interoperable virtual components. OCP-IP's Governing Steering Committee participants include: Nokia [NYSE: NOK], Texas Instruments [NYSE: TXN], Toshiba Semiconductor Group (including Toshiba America TAEC), and Sonics. OCP-IP is a non-profit corporation delivering the first fully supported, openly licensed, core-centric protocol comprehensively fulfilling system-level integration requirements. The OCP facilitates IP core reusability and reduces design time, risk, and manufacturing costs for SoC designs. VSIA endorses the OCP socket, and OCP-IP is affiliated with VSIA. For additional background and membership information, visit www.OCPIP.org.
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
- CAN-FD Controller
Related News
- Imperas leads the RISC-V verification ecosystem as the first to release an open-source SystemVerilog RISC-V processor functional coverage library
- Imperas releases new updates, test suites, and functional coverage library to support the rapid growth in RISC-V Verification
- NEC Corporation Selects Avant!'s Nova-ExploreRTL to Automate Design Reuse Guidelines
- Synopsys LEDA 3.1 Delivers Full-Chip, Mixed-Language Checking Capabilities and Provides Reuse Guidelines
Latest News
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP