Imperas leads the RISC-V verification ecosystem as the first to release an open-source SystemVerilog RISC-V processor functional coverage library

Complete source file access allows easy adoption and enables user extensions for advanced microarchitecture verification that helps all RISC-V projects accelerate time-to-market goals

August 3, 2022 - Imperas Software Ltd, the leader in RISC-V simulation solutions, today announced the release of the first open-source SystemVerilog RISC-V processor functional coverage library for RISC-V cores. The initial release is for RV32IMC, RV64 and other ratified extensions are under development and will also be released as part of the popular riscvOVPsimPlus, package with a free-to-use permissive license from Imperas, which covers free commercial as well as academic use.

Design Verification (DV) teams use coverage analysis as the key metric for progress towards completion of verification plans. In a complex design such as a RISC-V processor, the ISA (Instruction Set Architecture) provides the basic guidelines for instruction level functionality. The development of an instruction level SystemVerilog functional coverage library requires both an understanding of the verification process and the general requirements of the DV community. Imperas had previously developed these libraries over time to support multiple customer projects and users of the Imperas commercial tools, such as ImperasDV. However, with the rapid growth in RISC-V adoption and many new teams now undertaking a complex RISC-V processor DV task for the first time, the emerging RISC-V verification community has an urgent need for quality Verification IP from a reliable source.

Today SystemVerilog and UVM are the most trusted standards in SoC and IP verification. SystemVerilog was adopted as a standard by IEEE and Accellera based on Superlog originally developed by Co-Design Automation which included Imperas founder and CEO Simon Davidmann, Peter Flake, and Phil Moorby. The history and development of SystemVerilog was the subject of a paper at the ACM (Association for Computing Machinery) prestigious HOPL IV event in 2021 which is held every 10 years. The full text of the paper, ‘Verilog HDL and Its Ancestors and Descendants’, is available at https://dl.acm.org/doi/10.1145/3386337


“Functional coverage is fundamental to all modern processor verification plans; it marks the progress to project completion and release for prototype manufacture,” said Allen Baum of Esperanto Technologies, Inc., and Chair of the RISC-V International Architecture Test SIG. “The release of the Imperas SystemVerilog functional coverage library with a permissive free-to-use license will now benefit all RISC-V verification teams and complements the work of the RISC-V International Architecture Tests SIG.”


“The open standard ISA of RISC-V provides great flexibility for innovation in the design of modern processor implementations,” said Simon Davidmann, CEO at Imperas Software Ltd. “With all the configurability offered by the standard extensions and implementation options, plus users-defined custom features, the total scope of the RISC-V verification effort cannot be understated. Through our experience working with some of the most sophisticated customer designs we recognize the usefulness of ready-to-use SystemVerilog Verification IP that allows developers a solid foundation on which to build a successful DV plan.”



Availability

The free riscvOVPsimPlus package, including the Imperas RISC-V Reference Model, latest test suites and instruction coverage analysis, including updates for the latest RISC-V ratified specifications is now available on OVPworld at www.ovpworld.org/riscvOVPsimPlus.

The ImperasDV RISC-V processor verification technology is already in active use with many leading customers, some of which have working silicon prototypes and are now working on 2nd generation designs. These customers, partners and users span the breadth of RISC-V adopters from open source to commercial; research to industrial; microcontrollers to high performance computing. A select sample of these include - Codasip, EM Microelectronics (Swatch), NSITEXE (Denso), Nvidia Networking (Mellanox), OpenHW Group, MIPS Technology, Seagate Technology, Silicon Labs, and Valtrix Systems, plus many others yet to be made public.

ImperasDV is available now, more details are available at Imperas.com/ImperasDV.


About Imperas
Imperas is the leading provider of RISC-V processor models, hardware design verification solutions, and virtual prototypes for software simulation. Imperas, along with Open Virtual Platforms (OVP), promotes open-source model availability for a spectrum of processors, IP vendors, CPU architectures, system IP and reference platform models of processors and systems ranging from simple single core bare metal platforms to full heterogeneous multi-core systems booting SMP Linux.

All models are available from Imperas at www.imperas.com and the Open Virtual Platforms (OVP) website.