Novas offers open-source web tool
Novas offers open-source web tool
By Richard Goering, EE Times
May 1, 2000 (10:28 a.m. EST)
URL: http://www.eetimes.com/story/OEG20000501S0012
SAN JOSE, Calif. Proclaiming its entry into the "electronic design collaboration" market, Novas Software is preparing to roll out nEwhere, an open-source tool that lets designers run debugging sessions over the Internet. The tool will be provided to users of Novas' Debussy debugging software free. Debussy is a Verilog and VHDL debugging tool that works with simulation, formal verification and timing analysis. The product is integrated with tools from Axis Systems, Cadence Design Systems, Model Technology, Synopsys and Verplex. The new nEwhere package is based on the Virtual Network Computing (VNC) open-source technology. Novas has enhanced this software to work more efficiently with Debussy, and will use it to allow real-time communication between engineers and design teams who may be in remote locations. A logical extension Scott Sandler, vice president of product marketing at Novas, said nEwhere represents a new corporat e direction that's a logical extension of Novas' work with Debussy. "We'll be introducing products later in the year that use this technology to enable new kinds of collaboration related to debugging and design understanding," he said. The product can actually be used with any application, but is currently optimized to run most efficiently with Debussy, Sandler said. System-on-chip design has created a compelling need for team-based collaboration, Sandler said. General-purpose conferencing software, like Web-Ex, is widely available, but it isn't aimed at electronic design data, he noted. Using general-purpose conferencing software, said Sandler, "you have to wait a long time for things to show up on the screen; nEwhere is a lot faster for our type of design data." The original VNC software is distributed under the GNU public license (GPL). Sandler noted that it didn't contain any compression algorithms or ways of reducing the amount of design dat a. "We're still in the process of looking at all the ways we can minimize the amount of data," he said. To use nEwhere, a host user initiates a session by publishing a URL and a password. Remote users join the session by entering the URL in their browser. The host can then share interactive applications, as the remote users view exactly what's on the host desktop. The nEwhere package will be available for download.
Related Semiconductor IP
- ISO/IEC 7816 Verification IP
- 50MHz to 800MHz Integer-N RC Phase-Locked Loop on SMIC 55nm LL
- Simulation VIP for AMBA CHI-C2C
- Process/Voltage/Temperature Sensor with Self-calibration (Supply voltage 1.2V) - TSMC 3nm N3P
- USB 20Gbps Device Controller
Related News
- TVS adds web interface to its asureSIGN verification tool for real-time requirements management sign-off status
- Synopsys Releases New Version of Coverity Static Analysis Tool with Enhanced Security for Mobile and Web Applications
- Imperas and Metrics Collaborate to Jump Start RISC-V Core Design Verification Using Open Source Instruction Stream Generator
- SmartDV Adds Support for Verilator Open Source HDL Verilog Simulator
Latest News
- Quintauris and Andes Technology Partner to Scale RISC-V Ecosystem
- Europe Achieves a Key Milestone with the Europe’s First Out-of-Order RISC-V Processor chip, with the eProcessor Project
- Intel Unveils Panther Lake Architecture: First AI PC Platform Built on 18A
- TSMC September 2025 Revenue Report
- Andes Technology Hosts First-Ever RISC-V CON in Munich, Powering Next-Gen AI and Automotive Solutions