Novas offers open-source web tool
Novas offers open-source web tool
By Richard Goering, EE Times
May 1, 2000 (10:28 a.m. EST)
URL: http://www.eetimes.com/story/OEG20000501S0012
SAN JOSE, Calif. Proclaiming its entry into the "electronic design collaboration" market, Novas Software is preparing to roll out nEwhere, an open-source tool that lets designers run debugging sessions over the Internet. The tool will be provided to users of Novas' Debussy debugging software free. Debussy is a Verilog and VHDL debugging tool that works with simulation, formal verification and timing analysis. The product is integrated with tools from Axis Systems, Cadence Design Systems, Model Technology, Synopsys and Verplex. The new nEwhere package is based on the Virtual Network Computing (VNC) open-source technology. Novas has enhanced this software to work more efficiently with Debussy, and will use it to allow real-time communication between engineers and design teams who may be in remote locations. A logical extension Scott Sandler, vice president of product marketing at Novas, said nEwhere represents a new corporat e direction that's a logical extension of Novas' work with Debussy. "We'll be introducing products later in the year that use this technology to enable new kinds of collaboration related to debugging and design understanding," he said. The product can actually be used with any application, but is currently optimized to run most efficiently with Debussy, Sandler said. System-on-chip design has created a compelling need for team-based collaboration, Sandler said. General-purpose conferencing software, like Web-Ex, is widely available, but it isn't aimed at electronic design data, he noted. Using general-purpose conferencing software, said Sandler, "you have to wait a long time for things to show up on the screen; nEwhere is a lot faster for our type of design data." The original VNC software is distributed under the GNU public license (GPL). Sandler noted that it didn't contain any compression algorithms or ways of reducing the amount of design dat a. "We're still in the process of looking at all the ways we can minimize the amount of data," he said. To use nEwhere, a host user initiates a session by publishing a URL and a password. Remote users join the session by entering the URL in their browser. The host can then share interactive applications, as the remote users view exactly what's on the host desktop. The nEwhere package will be available for download.
Related Semiconductor IP
- RISC-V CPU IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
Related News
- TVS adds web interface to its asureSIGN verification tool for real-time requirements management sign-off status
- Synopsys Releases New Version of Coverity Static Analysis Tool with Enhanced Security for Mobile and Web Applications
- MIPS Goes Open Source
- Linux Foundation to Host CHIPS Alliance Project to Propel Industry Innovation Through Open Source Chip and SoC Design
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers