New RISC-V processors address demand for open source and performance
By Nitin Dahad, embedded.com (November 8, 2023)
Annual RISC-V Summit sees launch of new processors from Synopsys and Ventana, shows traction among key companies like Qualcomm, and new OpenHW Group processor testing platform.
This year’s annual RISC-V Summit taking place this week in Santa Clara seemed to have a definite buzz around it. What’s apparent is if you were wondering if the architecture had traction, there were proof points that would certainly change your mind.
First there were plenty of announcements, including from Synopsys with a RISC-V version of the ARC processor, the ARC-V; Ventana Micro Systems with its Veyron V2 high performance processor as well as its partnership with Imagination Technologies for a CPU-GPU system on chip solution; BeagleBoard with its new single-board computer (SBC) based on Microchip’s PolarFire RISC-V SoC with FPGA fabric; and OpenHW Group announcing its CORE-V CVA6 platform project, an open-source FPGA-based software development and testing environment for RISC-V processors.
And then there were the presentations that provided evidence of some of the work the larger firms have been doing with RISC-V technology. For example, Qualcomm, who last month announced a collaboration with Google on wearables to develop a RISC-V Snapdragon Wear platform for next generation Wear OS solutions, said it had shipped more than 1 billion devices using RISC-V in 2023. The company said its first SoC utilizing a RISC-V microcontroller was in Snapdragon 865 in 2019, which was a result of its quest for an MCU that it could customize with a smaller footprint unique to its needs.
To read the full article, click here
Related Semiconductor IP
- Highly configurable HW PQC acceleration with RISC-V processor for full CPU offload
- PQPerform-Inferno + RISC-V processor for enhanced crypto-agility
- Multi-core capable RISC-V processor with vector extensions
- High Performance 64-bit RISC-V Processor
- Custom RISC-V Processor
Related News
- NVM Express Publishes Set of NVMe Specifications, Enabling New Capabilities for AI, Cloud, Enterprise, and Client Storage
- Orthogone Technologies unveils major upgrade to its ULL FPGA Framework to push hardware performance and latency optimization to new heights
- Ashling Announces RiscFree™ Debug and Trace Support for Tenstorrent TT-Ascalon™ RISC-V CPUs
- Andes Technology Announces D23-SE: A Functional Safety RISC-V Core with DCLS and Split-Lock for ASIL-B/D Automotive Applications
Latest News
- Quintauris and Andes Technology Partner to Scale RISC-V Ecosystem
- Europe Achieves a Key Milestone with the Europe’s First Out-of-Order RISC-V Processor chip, with the eProcessor Project
- Intel Unveils Panther Lake Architecture: First AI PC Platform Built on 18A
- TSMC September 2025 Revenue Report
- Andes Technology Hosts First-Ever RISC-V CON in Munich, Powering Next-Gen AI and Automotive Solutions