RISC-V: Shaping the Future of Mobility with Open Standards and Strong Partnership
By Andrea Gallo, CEO of RISC-V International
EETimes | September 16, 2025
The automotive industry gathered this week in Munich to drive the future of mobility forward, with a particular focus on compute and software, two of the most important components of future innovation.
RISC-V International and Infineon Technologies took this opportunity to curate the RISC-V Automotive Conference 2025, bringing together the RISC-V automotive ecosystem to discuss the future of the Software-Defined Vehicle.
The overarching theme was “Shaping the Future of Mobility with Open Standards and Strong Partnership,” and this partnership was in clear view with many different companies, including Synopsys, MIPS, Hightec, Lauterbach, Green Hills Software, Tasking, PLS, Qt, MathWorks, and Quintauris, joining the event.
RISC-V is the open industry standard Instruction Set Architecture (ISA), bringing new possibilities for innovation to automotive. An ISA is the interface between hardware and software, and the open nature of the RISC-V ISA enables hardware and software to form a closer relationship for a more optimized and innovative solution.
“Software-defined means workload designed,” I argued. Workload designed silicon, the concept of designing your hardware and software together, needs an open industry standard ISA to be realized. I also outlined how industry standards such as RISC-V, developed by a global community, are a catalyst to innovation, spurring growth and opportunities for a wide range of stakeholders.
To read the full article, click here
Related Semiconductor IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- Compact Embedded RISC-V Processor
- Multi-core capable 64-bit RISC-V CPU with vector extensions
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- RISC-V AI Acceleration Platform - Scalable, standards-aligned soft chiplet IP
Related News
- Synopsys Collaborates with TSMC to Drive the Next Wave of AI and Multi-Die Innovation
- eMemory Recognized with 16th TSMC Open Innovation Platform® (OIP) Partner of the Year Award
- Microchip and AVIVA Links Achieve Groundbreaking ASA-ML Interoperability, Accelerating the Shift to Open Standards for Automotive Connectivity
- Redefining Edge AI Development: KNEO Pi Unlocks the Future of Smart Hardware
Latest News
- SEALSQ and IC’Alps Unify Expertise to Deliver Integrated Post-Quantum Cybersecurity and Functional Safety for Autonomous Vehicles
- PUFsecurity’s PUFrt Anchors the Security of Silicon Labs’ SoC to Achieve the Industry’s First PSA Certified Level 4
- The next RISC-V processor frontier: AI
- PQShield joins EU-funded FORTRESS Project: Pioneering Quantum-Safe Secure Boot for Europe’s Digital Future
- PQSecure Achieves NIST CAVP Validation