New Fab Plans: the Plot Thickens
By Don Scansen, EETimes (May 10, 2021)
IBM (particularly the marketing team) deserves a healthy dose of congratulations for its announcement this week of a 2 nm test chip. The news was picked up far and wide, reported everwhere from The Verge to Fox News and in between.
IBM compared the improvements of its 2 nm technology to 7 nm technology power and performance characteristics claiming 45% higher performance and 75% reduction in power consumption.
IBM also made the now obligatory biological entity comparison by explaining the transistor was the size of two DNA strands.
I pulled the DNA reference from this CNN story. With apologies for piling on CNN, the press handling of the announcement was interesting since IBM will not be producing product wafers on this technology. According to CNN, “Most computer chips powering devices today use 10-nanometer or 7-nanometer process technology, with some manufacturers producing 5-nanometer chips.”
To read the full article, click here
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- ARC Functional Safety Software
Related News
- TSMC Plans New Fab for 3nm
- Plans start for TSMC 2nm fab
- GlobalFoundries Plans to Build New Fab in Upstate New York in Private-Public Partnership to Support U.S. Semiconductor Manufacturing
- Infineon plans €5bn 300mm fab in Dresden
Latest News
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack
- VeriSilicon Expands DSP Portfolio with Silicon-Proven ZSP5000 Vision Core Series for Edge Intelligence
- HDMI Forum Releases Version 2.2 of the HDMI Specification