New Fab Plans: the Plot Thickens
By Don Scansen, EETimes (May 10, 2021)
IBM (particularly the marketing team) deserves a healthy dose of congratulations for its announcement this week of a 2 nm test chip. The news was picked up far and wide, reported everwhere from The Verge to Fox News and in between.
IBM compared the improvements of its 2 nm technology to 7 nm technology power and performance characteristics claiming 45% higher performance and 75% reduction in power consumption.
IBM also made the now obligatory biological entity comparison by explaining the transistor was the size of two DNA strands.
I pulled the DNA reference from this CNN story. With apologies for piling on CNN, the press handling of the announcement was interesting since IBM will not be producing product wafers on this technology. According to CNN, “Most computer chips powering devices today use 10-nanometer or 7-nanometer process technology, with some manufacturers producing 5-nanometer chips.”
To read the full article, click here
Related Semiconductor IP
- USB 20Gbps Device Controller
- Ultra-High-Speed Time-Interleaved 7-bit 64GSPS ADC on 3nm
- Fault Tolerant DDR2/DDR3/DDR4 Memory controller
- 25MHz to 4.0GHz Fractional-N RC PLL Synthesizer on TSMC 3nm N3P
- AGILEX 7 R-Tile Gen5 NVMe Host IP
Related News
- TSMC Plans New Fab for 3nm
- Plans start for TSMC 2nm fab
- GlobalFoundries Plans to Build New Fab in Upstate New York in Private-Public Partnership to Support U.S. Semiconductor Manufacturing
- Infineon plans €5bn 300mm fab in Dresden
Latest News
- BrainChip Expands Global Reach, Announces Akida Boards and AI Development Kits Available at DigiKey
- Qualitas Semiconductor Successfully Demonstrates Live UCIe PHY IP at AI Infra Summit 2025
- Silicon Creations Announces 1000th Production FinFET Tapeout at TSMC and Immediate Availability of Full IP Library on TSMC N2 Technology
- Intel and NVIDIA to Jointly Develop AI Infrastructure and Personal Computing Products
- Comcores MACsec IP is compliant with the OPEN Alliance Standard