Plans start for TSMC 2nm fab
By Peter Clarke, eeNews Europe (July 01, 2021)
Taiwan's Ministry of Science and Technology has discussed environmental issues around a proposed expansion of TSMC's Hsinchu operations to house a 2nm wafer fab.
The details of the meeting held online were reported by Taiwan's Commercial Times.
The Hsinchu Science Park Baoshan Land Expansion Project Phase II is considering the environmental impact and mitigation activities for an expansion of Baoshon to provide for expansion of TSMC's 2nm manufacturing capacity.
To read the full article, click here
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related News
- Synopsys and TSMC Collaborate to Accelerate 2nm Innovation for Advanced SoC Design with Certified Digital and Analog Design Flows
- Socionext Announces Collaboration with Arm and TSMC on 2nm Multi-Core Leading CPU Chiplet Development
- After TSMC fab in Japan, advanced packaging facility is next
- TSMC Arizona and U.S. Department of Commerce Announce up to US$6.6 Billion in Proposed CHIPS Act Direct Funding, the Company Plans Third Leading-Edge Fab in Phoenix
Latest News
- Skymizer Launches HyperThought: Build Your Own AI Chip with Skymizer’s LPU IP
- SiFive and Kinara Partner to Offer Bare Metal Access to RISC-V Vector Processors
- Panmnesia Kicks off $30M Project to Redefine AI Infrastructure with Chiplets, Manycore Architectures, In-Memory Processing, and CXL
- SEGGER and Quintauris are working together to develop products and technology for the open-source RISC-V ecosystem
- UMC Reports Sales for April 2025