Plans start for TSMC 2nm fab
By Peter Clarke, eeNews Europe (July 01, 2021)
Taiwan's Ministry of Science and Technology has discussed environmental issues around a proposed expansion of TSMC's Hsinchu operations to house a 2nm wafer fab.
The details of the meeting held online were reported by Taiwan's Commercial Times.
The Hsinchu Science Park Baoshan Land Expansion Project Phase II is considering the environmental impact and mitigation activities for an expansion of Baoshon to provide for expansion of TSMC's 2nm manufacturing capacity.
To read the full article, click here
Related Semiconductor IP
- TSMC CLN3FFP HBM4 PHY
- Wi-Fi 7(be) RF Transceiver IP in TSMC 22nm
- 1.8V/3.3V I/O Library with 5V ODIO & Analog in TSMC 16nm
- HBM3 PHY V2 (Hard) - TSMC N3P
- USB4 Gen3 x2-lane PHY, TSMC N5, 1.2V, N/S orientation, type-C
Related News
- Socionext Announces Collaboration with Arm and TSMC on 2nm Multi-Core Leading CPU Chiplet Development
- After TSMC fab in Japan, advanced packaging facility is next
- TSMC Arizona and U.S. Department of Commerce Announce up to US$6.6 Billion in Proposed CHIPS Act Direct Funding, the Company Plans Third Leading-Edge Fab in Phoenix
- Rapidus Set to Open 2-nm Pilot Fab, CEO Says
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack