TSMC Plans New Fab for 3nm
Alan Patterson, EETimes
12/12/2016 00:00 AM EST
TAIPEI — Taiwan Semiconductor Manufacturing Co. (TSMC) said that it plans to build its next fab for chips made at the 5-nm to 3-nm technology node as early as 2022 as it aims for industry leadership.
As the semiconductor industry consolidates, chipmakers TSMC, Samsung, and Intel are in a tight race to lead process technology development and grab profitable business from fabless customers such as Apple and Qualcomm. TSMC is looking more than five years ahead at a fab site in a new science park planned by the Taiwan government near the city of Kaohsiung, on the southern tip of the island.
“Taiwan’s minister of science and technology (Yang Hung-duen) met TSMC a few months ago, so we took the opportunity to present to him our future plans,” said director of corporate communications Elizabeth Sun, confirming reports in the local press citing Yang. “We wanted him to know that we need a piece of land, because the other science parks in Taiwan are pretty full.”
To read the full article, click here
Related Semiconductor IP
- 25MHz to 4.0GHz Fractional-N RC PLL Synthesizer on TSMC 3nm N3P
- USB 4.0 V2 PHY - 4TX/2RX, TSMC N3P , North/South Poly Orientation
- TSMC CLN5FF GUCIe LP Die-to-Die PHY
- Flipchip 1.8V/3.3V I/O Library with ESD-hardened GPIOs in TSMC 12nm FFC/FFC+
- TSMC CLN3FFP HBM4 PHY
Related News
- TSMC to Build 3nm Fab in Tainan Science Park
- Report: TSMC's 3nm Fab Could Cost $20 Billion
- Sofics releases its ESD technology on TSMC 3nm process
- After TSMC fab in Japan, advanced packaging facility is next
Latest News
- Euclyd Unveils CRAFTWERK: The World’s Most Power-Efficient Exascale Token Factory for Agentic AI
- NVMe Aims For Annual Spec Updates
- MIPS Appoints Alan Li as Head of Business Development to Accelerate China Growth
- BrainChip Expands Global Reach, Announces Akida Boards and AI Development Kits Available at DigiKey
- Qualitas Semiconductor Successfully Demonstrates Live UCIe PHY IP at AI Infra Summit 2025