TSMC Plans New Fab for 3nm
Alan Patterson, EETimes
12/12/2016 00:00 AM EST
TAIPEI — Taiwan Semiconductor Manufacturing Co. (TSMC) said that it plans to build its next fab for chips made at the 5-nm to 3-nm technology node as early as 2022 as it aims for industry leadership.
As the semiconductor industry consolidates, chipmakers TSMC, Samsung, and Intel are in a tight race to lead process technology development and grab profitable business from fabless customers such as Apple and Qualcomm. TSMC is looking more than five years ahead at a fab site in a new science park planned by the Taiwan government near the city of Kaohsiung, on the southern tip of the island.
“Taiwan’s minister of science and technology (Yang Hung-duen) met TSMC a few months ago, so we took the opportunity to present to him our future plans,” said director of corporate communications Elizabeth Sun, confirming reports in the local press citing Yang. “We wanted him to know that we need a piece of land, because the other science parks in Taiwan are pretty full.”
To read the full article, click here
Related Semiconductor IP
- TSMC CLN3FFP HBM4 PHY
- Wi-Fi 7(be) RF Transceiver IP in TSMC 22nm
- 1.8V/3.3V I/O Library with 5V ODIO & Analog in TSMC 16nm
- HBM3 PHY V2 (Hard) - TSMC N3P
- USB4 Gen3 x2-lane PHY, TSMC N5, 1.2V, N/S orientation, type-C
Related News
- TSMC to Build 3nm Fab in Tainan Science Park
- Report: TSMC's 3nm Fab Could Cost $20 Billion
- Sofics releases its ESD technology on TSMC 3nm process
- After TSMC fab in Japan, advanced packaging facility is next
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack