No nanoelectronics technology can replace CMOS until 2030, says TI exec
Anne-Francoise Pele
EETimes Europe (10/02/2008 7:44 AM EDT)
SOPHIA ANTIPOLIS — Fifty years ago, Jack St. Clair Kilby, working for Texas Instruments Inc. (Dallas, Texas), invented the integrated circuit. At the SAME Forum, in the Science Technological Park of Sophia Antipolis, South of France, Dennis Buss, chief scientist at TI, gave a retrospective look and a prospective analysis of the semiconductor industry as Moore's law is expected to stagnate toward the end of the next decade.
Looking back on 38 years of history, and more precisely 38 years of semiconductor scaling, Buss highlighted that, at every generation, feature size shrinks by 70 percent, transistor density doubles, wafer cost increases by 20 percent, and chip cost comes down by 40 percent. Generations, he continued, occur regularly, on average, every 2.9 years over the past 35 years. Recently, it has occurred every 2 years.
EETimes Europe (10/02/2008 7:44 AM EDT)
SOPHIA ANTIPOLIS — Fifty years ago, Jack St. Clair Kilby, working for Texas Instruments Inc. (Dallas, Texas), invented the integrated circuit. At the SAME Forum, in the Science Technological Park of Sophia Antipolis, South of France, Dennis Buss, chief scientist at TI, gave a retrospective look and a prospective analysis of the semiconductor industry as Moore's law is expected to stagnate toward the end of the next decade.
Looking back on 38 years of history, and more precisely 38 years of semiconductor scaling, Buss highlighted that, at every generation, feature size shrinks by 70 percent, transistor density doubles, wafer cost increases by 20 percent, and chip cost comes down by 40 percent. Generations, he continued, occur regularly, on average, every 2.9 years over the past 35 years. Recently, it has occurred every 2 years.
To read the full article, click here
Related Semiconductor IP
- Very Low Latency BCH Codec
- 5G-NTN Modem IP for Satellite User Terminals
- 400G UDP/IP Hardware Protocol Stack
- AXI-S Protocol Layer for UCIe
- HBM4E Controller IP
Related News
- Avago Advances Its ASIC Technology to the Next Generation: Proves High-Performance 12.5 Gbps SerDes Core in 65 Nm CMOS Process
- Cypress's SVTC Enables Cavendish Kinetics to Develop and Characterize Embedded Non-Volatile Memory Technology for Standard CMOS Processes
- Silicon & Software Systems (S3) Announces 90nm CMOS IP Licensing Agreement for Mobile TV Applications
- Silterra and eMemory Offer CMOS Logic-Based OTP Memories
Latest News
- CAST Introduces 400 Gbps UDP/IP Hardware Stack IP Core for High-Performance ASIC Designs
- EnSilica: New Contract Wins and Programme Upgrades
- Ceva Launches Next-Generation UWB IP with Extended Range and Higher Throughput
- Axelera® AI Adds Kudelski Labs’ Security IP to Europa® Chip to Enable Secure, High-Performance Edge AI
- Synopsys Launches Electronics Digital Twin Platform to Accelerate Physical AI System Development