Avago Advances Its ASIC Technology to the Next Generation: Proves High-Performance 12.5 Gbps SerDes Core in 65 Nm CMOS Process
Key Development in Chip Design Extends Deep Heritage of Leading-Edge IP
SAN JOSE, Calif., Wireless System Design Conference and Expo 2002, June 26, 2006 -- Avago Technologies, the world's largest privately held semiconductor company, today announced it is among the first manufacturers to validate its SerDes core in 65 nm CMOS process technology. This milestone advances the state of SerDes (Serialization/Deserialization) ASIC core design from today's mainstream 90 nm to 65 nm process technology. With over 25 million embedded SerDes channels shipped, Avago extends its leadership position as a supplier of innovative embedded SerDes cores for OEMs building next generation networking, computing and storage hardware.
Avago's embedded SerDes intellectual property (IP) core offers extremely low jitter, making it possible to integrate as many SerDes channels as needed onto a single 65-nm CMOS (complementary metal oxide semiconductor) chip, each operating at up to 12.5 Gbps. Additionally, the new SerDes core features Avago's proprietary clockless Decision Feedback Equalization, on-chip BERT for channel bit error rate optimization, LC-based oscillator for improved power-supply noise rejection, and 1149.6 AC-Extest for testing AC-coupled connections.
"This technology advancement, representing our fifth generation SerDes core, will continue to provide networking and computing OEMs with competitive advantages," said James Stewart, vice president and general manager of Avago Technologies' Enterprise ASIC division. "Our customers can rely on us to deliver high-bandwidth systems with superior reliability, and reduced size, complexity and cost."
This core is the latest in Avago's broad embedded SerDes offering which include cores planned for use in Fibre Channel, XAUI/CEI, XFI, 802.3ap and PCI-Express applications.
Avago Technologies incorporates testing capabilities as early as the definition of system-level architecture and accounts for in-circuit manufacturing test, functional test, system turn-on and debug, and field diagnostics. The result is faster time to market of reliable high-bandwidth networking and storage systems.
About Avago's ASIC Solutions
With three decades of ASIC design and manufacturing experience, Avago offers state-of-the-art hierarchical design methodology and design-for-test capability. The company has a consistent record of first-pass success in the design and manufacture of these chips. These strengths, combined with an extensive IP portfolio, facilitate rapid integration of quality, high-performance ASICs for applications including networking, storage and computing. More information is available at www.avagotech.com/asics.
About Avago Technologies
Avago Technologies is the world's largest privately held semiconductor company, with approximately 6,500 employees worldwide. Avago provides an extensive range of analog, mixed-signal and optoelectronic components and subsystems to more than 40,000 customers. The company's products serve four end markets: industrial and automotive, wired networking, wireless communications, and computer peripherals. It is recognized for providing innovative, high-quality products along with strong customer service and the industry's best on-time delivery. Avago's heritage of technical innovation dates back 40 years to its Agilent/Hewlett-Packard roots. Information about Avago is available on the Web at www.avagotech.com.
Related Semiconductor IP
- 16Gbps SerDes IP on TSMC 12nm
- 224G SerDes PHY and controller for UALink for AI systems
- Multi-Standard SerDes PHY
- 64G SerDes
- 112G SerDes USR & XSR
Related News
- Avago Technologies Leads Industry With 17 Gbps SerDes Performance in 65 nm CMOS Process
- Cadence Advances Hyperscale SoC Design with Expanded IP Portfolio for TSMC N3E Process Featuring Next-Generation 224G-LR SerDes IP
- Eliyan Ports Industry’s Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Cost-Optimized PolarFire® Core FPGAs and SoCs from Microchip Technology Deliver High Performance with a 30% Lower Price Tag
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack