Multicore CPUs face slow road in comms
The culprit: complex, fragmented technology
Rick Merritt, EETimes
(03/20/2009 2:06 PM EDT)
SANTA CLARA, Calif. — The transition to multicore processors in communications and networking systems is expected to be a slow one due to complex and fragmented nature of the underlying technology, predicted a technology analyst.
Processors with four or more cores will probably represent little more than 10 percent of the communications systems market in 2012, according to Linley Gwennap, principal analyst with The Linley Group (Mountain View, Calif.). He was speaking at a panel at this week's Multicore Association Expo here.
By contrast the use of single-core processors is still on the rise in embedded systems, peaking at about half the market over the period. The PowerQuicc, a unique heterogeneous architecture from Freescale Semiconductor that represented another large swath of the market, is on the decline as the company transitions to a simpler dual-core architecture, he said.
Gwennap projected that such dual-core designs could command as much as 20 percent of the market by 2012.
Rick Merritt, EETimes
(03/20/2009 2:06 PM EDT)
SANTA CLARA, Calif. — The transition to multicore processors in communications and networking systems is expected to be a slow one due to complex and fragmented nature of the underlying technology, predicted a technology analyst.
Processors with four or more cores will probably represent little more than 10 percent of the communications systems market in 2012, according to Linley Gwennap, principal analyst with The Linley Group (Mountain View, Calif.). He was speaking at a panel at this week's Multicore Association Expo here.
By contrast the use of single-core processors is still on the rise in embedded systems, peaking at about half the market over the period. The PowerQuicc, a unique heterogeneous architecture from Freescale Semiconductor that represented another large swath of the market, is on the decline as the company transitions to a simpler dual-core architecture, he said.
Gwennap projected that such dual-core designs could command as much as 20 percent of the market by 2012.
To read the full article, click here
Related Semiconductor IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
- 50G PON LDPC Encoder/Decoder
- UALink Controller
- RISC-V Debug & Trace IP
Related News
- Distributed In-Chip Thermal Sensors Improve Multicore CPU Monitoring
- Join Andes at RISC-V Summit; Learn the Only ISO 26262 Fully-Compliant RISC-V CPU, the Latest Multicore 4-Way Out-Of-Order Processor & the Multicore 1024-bit Vector Processor
- Socionext Announces Collaboration with Arm and TSMC on 2nm Multi-Core Leading CPU Chiplet Development
- Delivering High-Performance, Multicore Applications and Efficient Software: ARM Launches Next Generation System Solution for Debug and Trace
Latest News
- FuriosaAI ships RNGD, data-center-ready AI inference GPU alternative
- AMD, Adeas, Nextera Video, and intoPIX Announce Cost-Optimized IPMX Solution for AV-over-IP at ISE 2026
- Access Advance Extends HEVC Advance Rate Increase Deadline
- Lightmatter and Cadence Collaborate to Accelerate Optical Interconnect for AI Infrastructure
- Lightmatter Collaborates with Synopsys to Integrate Advanced Interface IP with Its Passage Co-Packaged Optics Platform