Multi-Processor SoCs: Where are the Tools?
By Ann Steffora Mutschler -- Electronic News, 8/25/2006
Electronic News sat down with Simon Davidmann, president and CEO of Imperas Inc.; Chris Rowen, founder, president and CEO of Tensilica Inc.; Ian Mackintosh, president of the OCP/IP Association; Jeff Jussel, VP marketing and Americas general manager at Celoxica Ltd.; and Tom Grebinski, founder and chairman of Oasis Tooling to talk about multi-processor system-on-chips, including how good current tools are for creating them, as well as what the industry needs to move forward. What follows are excerpts of the discussion.
Related Semiconductor IP
- NPU IP Core for Mobile
- NPU IP Core for Edge
- Specialized Video Processing NPU IP
- HYPERBUS™ Memory Controller
- AV1 Video Encoder IP
Related News
- EDA Tools for Analog: Where Do I Go From Here?
- Renesas Unveils Processor Roadmap for Next-Gen Automotive SoCs and MCUs
- Synopsys Acquires RISC-V Processor Simulation Tools Firm
- MosChip® selects Cadence tools for the design of HPC Processor “AUM” for C-DAC
Latest News
- Jim Keller: ‘Whatever Nvidia Does, We’ll Do The Opposite’
- FlexGen Streamlines NoC Design as AI Demands Grow
- IntoPIX Presents Its New Titanium Software Suite: Empowering AV-Over-IP Workflows With Speed, Quality & Interoperability
- Global Semiconductor Sales Increase 2.5% Month-to-Month in April
- Speedata Raises $44M to Launch First-Ever Chip Designed Specifically for Accelerating Big Data Analytics - Compute's Second Largest Workload