Synopsys Acquires RISC-V Processor Simulation Tools Firm
By Nitin Dahad, EETimes (December 21, 2023)
Synopsys appears to be on a mission to build out its total RISC-V ecosystem offerings, having quietly acquired Imperas Software last week. Imperas, which EDA industry veteran Simon Davidmann founded in 2005, has become a key player in providing tools to develop software multi-processor core devices, with an accurate library of models for processors ranging from RISC-V to Arm, Imagination, MIPS, PowerPC, Arc and others.
While Imperas addresses simulation, debug and test for all the key architectures, its expertise in developing new methodologies to address the emerging expertise in RISC-V was a key proposition for Synopsys, especially with its recent entry into the RISC-V world with the ARC-V processor. Imperas also recently announced it had added the Tenstorrent Ascalon processor core to the Imperas RISC-V model library, and other collaborations for RISC-V applications with MIPS, Ventana Micro, Dolphin Design and more.
Related Semiconductor IP
- RISC-V Vector Extension
- RISC-V Real-time Processor
- RISC-V High Performance Processor
- 32b/64b RISC-V 5-stage, scalar, in-order, Application Processor. Linux and multi-core capable. Maps upto ARM A-35. Optimal PPA.
- 32 Bit - Embedded RISC-V Processor Core
Related News
- Synopsys Completes Acquisition of WhiteHat Security
- Imperas Collaborates with Synopsys on SystemVerilog based RISC-V Verification
- Synopsys Completes Acquisition of PikeTec GmbH
- Synopsys Expands Semiconductor IP Portfolio With Acquisition of Intrinsic ID
Latest News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- What RISC-V Means for the Future of Chip Development