EDA Tools for Analog: Where Do I Go From Here?
By Majeed Ahmad, EETimes (January 12, 2023)
Just as analog IC design is evolving, so, too, are electronic design automation (EDA) tools as they evolve to keep up with the demanding verification needs of next-generation chips. However, while analog, mixed-signal, and RF design tools have continued to grow rapidly and have hit double-digit annual growth rates in recent years, they have not exploded in scope to parallel the range of tools for digital design.
“The key enabler of digital design automation has been the ability to use abstracted representations of standardized electronic components to synthesize and simulate designs,” said Laurie Balch, research director at Pedestal Research. “This is a well-established practice for digital design, but far more difficult for analog.” That’s because, by definition, analog operations cannot be represented as just zeros and ones, which permits greater design flexibility but also means greater analysis intricacy.
To read the full article, click here
Related Semiconductor IP
- SHA-256 Secure Hash Algorithm IP Core
- EdDSA Curve25519 signature generation engine
- DeWarp IP
- 6-bit, 12 GSPS Flash ADC - GlobalFoundries 22nm
- LunaNet AFS LDPC Encoder and Decoder IP Core
Related News
- AMIQ EDA Announces its Design and Verification Tools Eclipse IDE Supports Cadence Perspec System Verifier using System Level Notation
- AMIQ EDA Announces its Design and Verification Tools Eclipse IDE Supports First Release of Accellera Portable Test and Stimulus Standard (PSS)
- GOWIN Semiconductor Announces Release of the New GOWIN EDA Tools for Improved Performance on New FPGA Product Families
- Rapid Silicon's Raptor Software Out-Performs All EDA Tools in the Industry
Latest News
- SiMa.ai Secures Strategic Investment from Micron to Scale High-Performance, Power-Efficient Physical AI
- Codasip announces strategic pivot and divestiture
- UMC Reports Sales for March 2026
- Semidynamics Secures a Strategic Investment to Advance Memory-Centric AI Inference Chips
- Ultra Accelerator Link™ (UALink™) Consortium Publishes Four Specifications Defining In-Network Compute, Chiplets, Manageability and 200G Performance