MosChip® selects Cadence tools for the design of HPC Processor “AUM” for C-DAC
Hyderabad, India -- December 11, 2024 — MosChip® Technologies selects Cadence 5nm EDA tools for the design of the High-Performance Computing (HPC) Processor “AUM” for C-DAC.
MosChip® Technologies is the first fabless semiconductor company publicly traded in India. It has over twenty-five years of experience designing products and SoCs with a vision to be a preferred partner for technology and excellence throughout the SoC development cycle. MosChip® also provides Turnkey ASIC solutions using advanced EDA tools and proven design flow. Supported by a focused team of domain experts, MosChip® delivers technologically advanced solutions for various applications spanning Computing, Automotive, Consumer Electronics, Telecommunications, Industrial Automation, Healthcare, etc.
As India’s demand for data processing and high-speed computing increases, the AUM processor represents a significant milestone in supporting next-generation applications across industries. MosChip® will utilize Cadence EDA tools for linting, verification, synthesis, PNR implementation, timing, and PNR signoff in the AUM processor project. Moreover, MosChip® has used the Cadence tool suite on multiple customer SoCs that progressed to volume production.
Cadence is a pivotal leader in developing computational and AI-driven software for the design, verification, and manufacturing of electronic semiconductors and systems. Cadence customers are the world’s most innovative companies, creating extraordinary products for multiple vertical markets including hyperscale computing, automotive, aerospace, 5G communications, industrial, consumer electronics, and life sciences.
“The AUM processor will contribute significantly to India’s high-performance computing infrastructure. With a proven history of successful tape-outs of several complex SOCs, MosChip® is using the Cadence EDA tool suite for AUM processor implementation and signoff,” said Sri Lakshmi Simhadri, Vice President, Head of Semicon BU at MosChip® Technologies.
“The Aum processor is a groundbreaking development and represents a significant milestone in India’s semiconductor journey. Cadence is proud to be selected as a technology partner for this crucial project, which will use Cadence’s advanced node technologies. We have a long-standing partnership with MosChip®, and we look forward to successfully collaborating on this project together,” said Jayashankar Narayanankutty, Sales Group Director, Cadence.
About MosChip® Technologies
MosChip® Technologies with 1250+ engineers located in Silicon Valley-USA, and India, provides engineering solutions encompassing end-to-end silicon design, verification, systems, software, along with IP services, Turnkey ASIC, and Product Engineering Services. MosChip® has developed and shipped millions of connectivity ICs and has an excellent track record of first-time-right silicon of 200+ SoC tape-outs. For more information, visit www.moschip.com.
Related Semiconductor IP
- 10BASE-Te/100BASE-TX/100BASE-FX/1000BASE-T Energy Efficient Ethernet PHY; UMC 28nm HPC+ process
- Low-power, high-speed 11-bit, 8 GSPS Analog to Digital Converter IP block - TSMC 28nm HPC+ process
- MIPI On-Die Termination ; UMC 28nm HPC process
- UMC 28nm HPC process PG-2PRF with LVT and Bank 2
- UMC 28nm HPC process 2PRF with LVT and Bank 2
Related News
- C-DAC partners with MosChip and Socionext for design of HPC Processor AUM based on Arm architecture
- BrainChip & MosChip to Demonstrate Capabilities of Neural Processor IP & ASICs for Smart Edge Devices at IESA AI Summit
- Cadence Collaborates with GUC on AI, HPC and Networking in Advanced Packaging Technologies
- Cadence and Imperas Support NSITEXE in the Development of Advanced RISC V Vector Processor IP for Automotive AI Applications
Latest News
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- The world’s first open source security chip hits production with Google
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing