Gary Smith hails multi-platform design methodology
Dylan McGrath, EETimes
6/4/2012 3:23 AM EDT
SAN FRANCISCO—A design methodology based largely on intellectual property (IP) reuse employing minimal new design work to add proprietary value is being used by chip firms to create high-end system-on-chips (SoCs) with significantly lower costs, according to veteran EDA analyst Gary Smith.
In his annual address preceding the Design Automation Conference (DAC) here Sunday, Smith, chief analyst at Gary Smith EDA, said the methodology, which he calls multi-platform based design methodology, uses previously developed software, UP which includes verification suites and significantly fewer IP blocks than typical large designs in recent years.
To read the full article, click here
Related Semiconductor IP
- Multi-channel Ultra Ethernet TSS Transform Engine
- Configurable CPU tailored precisely to your needs
- Ultra high-performance low-power ADC
- HiFi iQ DSP
- CXL 4 Verification IP
Related News
- The European Space Agency and Prosilog collaborate to implement a new system level design methodology
- UMC Introduces Breakthrough RFCMOS Design Methodology
- ARM And Synopsys to Deliver Industry’s First Reference Verification Methodology Based on SystemVerilog
- Magma and ARM Release Reference Methodology for RTL-to-GDSII Implementation of ARM9E(TM) Family
Latest News
- ASICLAND Partners with Daegu Metropolitan City to Advance Demonstration and Commercialization of Korean AI Semiconductors
- SEALSQ and Lattice Collaborate to Deliver Unified TPM-FPGA Architecture for Post-Quantum Security
- SEMIFIVE Partners with Niobium to Develop FHE Accelerator, Driving U.S. Market Expansion
- TASKING Delivers Advanced Worst-Case Timing Coupling Analysis and Mitigation for Multicore Designs
- Efficient Computer Raises $60 Million to Advance Energy-Efficient General-Purpose Processors for AI