Gary Smith hails multi-platform design methodology
Dylan McGrath, EETimes
6/4/2012 3:23 AM EDT
SAN FRANCISCO—A design methodology based largely on intellectual property (IP) reuse employing minimal new design work to add proprietary value is being used by chip firms to create high-end system-on-chips (SoCs) with significantly lower costs, according to veteran EDA analyst Gary Smith.
In his annual address preceding the Design Automation Conference (DAC) here Sunday, Smith, chief analyst at Gary Smith EDA, said the methodology, which he calls multi-platform based design methodology, uses previously developed software, UP which includes verification suites and significantly fewer IP blocks than typical large designs in recent years.
To read the full article, click here
Related Semiconductor IP
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
- MIPI SoundWire I3S Peripheral IP
Related News
- The European Space Agency and Prosilog collaborate to implement a new system level design methodology
- UMC Introduces Breakthrough RFCMOS Design Methodology
- ARM And Synopsys to Deliver Industry’s First Reference Verification Methodology Based on SystemVerilog
- Magma and ARM Release Reference Methodology for RTL-to-GDSII Implementation of ARM9E(TM) Family
Latest News
- TTTECH releases 10 Gbit TSN-End Point IP Integration Kit to enable rapid TSN adoption in mission-critical applications
- Quintauris and IAR Join Forces to Advance Functional Safety Software for RISC-V Automotive Real-time Applications
- Ceva Announces Commencement of Underwritten Public Offering of Common Stock
- Access Advance Welcomes Xiaomi to HEVC Advance and VVC Advance Patent Pools as a Licensor and Licensee
- Arm Neoverse platform integrates NVIDIA NVLink Fusion to accelerate AI data center adoption