MorethanIP releases a new version of its 10/100/1000 Ethernet MAC Core featuring a configurable 8/32-Bit Client interface
May 25, 2003 - MorethanIP releases Version 3.2 of its 10/100/1000 Ethernet MAC Core featuring a configurable 8/32-Bit Client interface for improved system level and embedded processor performance. With Version 3.2 the integration with standard interfaces like PCI, POS-PHY L3 or SPI 4.2 becomes simpler and seamless with an Altera Atlantic compatible FIFO client interface.
For applications that require the implementation of embedded processor (e.g. Routing, Switching, Firewall, Masquerade,...) the 10/100/1000 MAC core is also available with a direct 32-Bit Avalon Bus Interface that provides seamless connectivity to Altera Niostm embedded processor environments. An integration with ARM processor with 32-bit AHB bus is planned.
Related Semiconductor IP
- NPU IP Core for Mobile
- NPU IP Core for Edge
- Specialized Video Processing NPU IP
- HYPERBUS™ Memory Controller
- AV1 Video Encoder IP
Related News
- MIPS Technologies and TSMC form strategic alliance to deliver "hard" versions of MIPS 32 and 64 Bit Processor Cores
- MorethanIP ships 2nd Generation 10GbE MAC Core
- MorethanIP's 10/100/1000 Ethernet MAC Version 3 now with register map and full statistics support
- MorethanIP and Innocor announce the interoperability check of MorethanIP 10 Gigabit Ethernet MAC (Medium Access Control) and 10G-BaseR PCS (Physical Coding Sub-Layer) with Innocor’s 10 Gigabit Ethernet test solution
Latest News
- Jim Keller: ‘Whatever Nvidia Does, We’ll Do The Opposite’
- FlexGen Streamlines NoC Design as AI Demands Grow
- IntoPIX Presents Its New Titanium Software Suite: Empowering AV-Over-IP Workflows With Speed, Quality & Interoperability
- Global Semiconductor Sales Increase 2.5% Month-to-Month in April
- Speedata Raises $44M to Launch First-Ever Chip Designed Specifically for Accelerating Big Data Analytics - Compute's Second Largest Workload