MorethanIP's 10/100/1000 Ethernet MAC Version 3 now with register map and full statistics support
Karlsfeld January 20, 2003 - MorethanIP releases Version 3 of its proven 10/100/1000 Ethernet MAC solution which now has optional built-in processor interface with register map for configuration and statistics access as well as PHY management interface (MDIO). The Statistics module is designed to implement statistics typically used in SNMP managed networks and supports providing IEEE 802.3 and IETF RFC 2819 (RMON) and IETF RFC 2665 (MIB-II) packages.
Related Semiconductor IP
- HBM4 PHY IP
- Secure Storage Solution for OTP IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
- VIP for Compute Express Link (CXL)
Related News
- IP Cores, Inc. Ships an FPGA Version of Its 100 Gbps MACsec Statistics IP Core
- MorethanIP ships 2nd Generation 10GbE MAC Core
- MorethanIP and Innocor announce the interoperability check of MorethanIP 10 Gigabit Ethernet MAC (Medium Access Control) and 10G-BaseR PCS (Physical Coding Sub-Layer) with Innocor’s 10 Gigabit Ethernet test solution
- MorethanIP releases a new version of its 10/100/1000 Ethernet MAC Core featuring a configurable 8/32-Bit Client interface
Latest News
- BAE Systems Licenses Time Sensitive Networking (TSN) Ethernet IP Cores from CAST
- Global Semiconductor Sales Increase 29.8% Year-to-Year in November
- HBM4 Mass Production Delayed to End of 1Q26 By Spec Upgrades and Nvidia Strategy Adjustments
- ASICLAND Secures USD 17.6 Million Storage Controller Mass Production Contract
- TSMC to Lead Rivals at 2-nm Node, Analysts Say