Moore's Law Goes Post-CMOS
Rick Merritt, EETimes
2/1/2016 03:00 PM EST
SAN FRANCISCO – Moore’s Law has a long life, but pure vanilla CMOS process technology -- not so much. That’s the view of Intel’s top fab executive, speaking to an audience of chip designers.
“The economics of Moore’s Law are sound if we focus on reducing cost per transistor,” William Holt told about 3,000 attendees of the International Solid-State Circuits Conference (ISSCC) here. But “beyond CMOS we’ll see changes in everything, probably even in computer architecture,” he said.
The general manager of Intel’s technology and manufacturing group declined to share his thoughts about which of a “rich variety” of post-CMOS technologies chip makers will use or when. New techniques span tunneling FETs, ferroelectric FETs, spintronics, new III-V materials and more.
To read the full article, click here
Related Semiconductor IP
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
- MIPI SoundWire I3S Peripheral IP
Related News
- Moore Microprocessor Portfolio (MMP) Inventor Files Lawsuit against TPL Group
- Moore's Law could enter the fourth dimension--via the third
- Moore's Law threatened by lithography woes
- Broadcom: Time to prepare for the end of Moore's Law
Latest News
- Ceva Receives 2025 IoT Edge Computing Excellence Award from IoT Evolution World
- SkyeChip Berhad and Persimmons, Inc. Announce Strategic IP Licensing Partnership
- Are Synopsys Layoffs a Harbinger of the AI-Assisted Design Era?
- EnSilica to develop quantum-resilient secure processor chip for critical national infrastructure applications backed by £5m UK Government ‘Contract for Innovation’
- CAST Introduces JPEG XL Encoder IP Core for High- Quality, On-Camera Still-Image Compression