Xilinx and Wintegra Collaborate on LTE Baseband Targeted Design Platform for Faster, Lower Cost Development of 4G Wireless Basestations
New baseband and MAC architecture utilizing Xilinx FPGAs and
The platform combines the Xilinx(R) Virtex(R)-5 or Virtex-6 family of field programmable gate arrays (FPGAs) with
"
Cost-Power Optimized Design
The key to the cost and power savings is the reduction in the number of devices in the basestation. The LTE baseband TDP combines multiple baseband and transport functions into fewer devices, including all the physical layer (PHY), media access control (MAC), and network and air interface security and encryption functions, as well as an optional Common Public Radio Interface serializer/deserializer (CPRI SERDES).
"Collaboration with
The software-defined nature of the platform enables basestation developers to 'future-proof' their products for the rapidly evolving world of cellular communications. The open framework facilitates integration of custom intellectual property components enabling developers to differentiate their products. The reprogrammable and reconfigurable architecture of the platform also makes it possible for operators to undertake field software upgrades without expensive hardware improvements or replacement programs.
Additionally, the processing headroom provided by the Xilinx FPGA-based physical layer opens the road to LTE-Advanced (LTE-A) technologies and integration of more complex, differentiating baseband algorithms, such as turbo equalization, baseband PAPR, and 4x4 MIMO decode. The
Integrated Test and Verification
Provisions are incorporated in the platform for monitoring standards compliance at multiple points throughout system development using the Agilent VSA software. The flexibility of the VSA software enables validation of the baseband development at both a pure software model level during the design concept phase and later using digitized signals from the
"
Availability
The initial release of the LTE baseband TDP with prototypes using WinPath-2 silicon and Xilinx Virtex-5 FXT FPGAs is targeted for completion in
About
About
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related News
- eFPGA IP from Menta Selected by Beijing Chongxin Communication Company to Enable Programmability in 4G/5G Wireless Baseband SoC
- Sandbridge Rolls out 65nm dynamically reprogrammable, 4G capable baseband platform for Smartphones
- 4M Wireless Licenses LTE Protocol Stack to 4G Baseband Chip Vendor
- Tensilica Announces High-Performance ConnX Baseband Engine for LTE and 4G Wireless DSP Handsets and Base Stations
Latest News
- Will RISC-V reduce auto MCU’s future risk?
- Frontgrade Gaisler Launches New GRAIN Line and Wins SNSA Contract to Commercialize First Energy-Efficient Neuromorphic AI for Space Applications
- Continuous-Variable Quantum Key Distribution (CV-QKD) system demonstration
- Latest intoPIX JPEG XS Codec Powers FOR-A’s FA-1616 for Efficient IP Production at NAB 2025
- VeriSilicon Launches ISP9000: The Next-Generation AI-Embedded ISP for Intelligent Vision Applications