Intel sketches out 32, 22nm processors
Rick Merritt, EETimes
9/13/2010 3:00 PM EDT
Intel showed PCs and servers running its next architecture, the 32nm Sandy Bridge which uses a ring bus to link x86 and graphics cores with cache and I/O. A follow on 22nm microprocessor family dubbed Ivy Bridge "is moving through fabs and on track for delivery in the second half of 2011," said chief executive Paul Otellini in a keynote address.
Otellini would not comment on the outlook for PC market but did point to market research from Gartner indicating overall 18 percent growth this year and next. "It would be prudent for our long term capacity to prepare for something in that range," Otellini said in a press Q&A.
To read the full article, click here
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
Related News
- Senior Intel CPU architects splinter to develop RISC-V processors - veterans establish AheadComputing
- Andes Technology Features 32-bit A25MP and 64-bit AX25MP RISC-V Multicore Processors With Andes Custom Extension at TSMC 2019 Open Innovation Platform Ecosystem Forum
- Tachys Technologies Unveils Ultra-Low Power Dissipation Serial Transceiver Technology With Full-Duplex 3.2 Gbps Throughput
- MIPS Technologies kicks off new alliance program giving 32- and 64-Bit designers key tools and applications
Latest News
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem
- Menta’s eFPGA Technology Adopted by AIST for Cryptography and Hardware Security Programs