Intel sketches out 32, 22nm processors
Rick Merritt, EETimes
9/13/2010 3:00 PM EDT
SAN JOSE, Calif. – Intel Corp. provided an update on its next two processor generations in the first day of the Intel Developer Forum.
Intel showed PCs and servers running its next architecture, the 32nm Sandy Bridge which uses a ring bus to link x86 and graphics cores with cache and I/O. A follow on 22nm microprocessor family dubbed Ivy Bridge "is moving through fabs and on track for delivery in the second half of 2011," said chief executive Paul Otellini in a keynote address.
Otellini would not comment on the outlook for PC market but did point to market research from Gartner indicating overall 18 percent growth this year and next. "It would be prudent for our long term capacity to prepare for something in that range," Otellini said in a press Q&A.
To read the full article, click here
Related Semiconductor IP
- Specialized Video Processing NPU IP for SR, NR, Demosaic, AI ISP, Object Detection, Semantic Segmentation
- Ultra-Low-Power Temperature/Voltage Monitor
- Multi-channel Ultra Ethernet TSS Transform Engine
- Configurable CPU tailored precisely to your needs
- Ultra high-performance low-power ADC
Related News
- Senior Intel CPU architects splinter to develop RISC-V processors - veterans establish AheadComputing
- Andes Technology Features 32-bit A25MP and 64-bit AX25MP RISC-V Multicore Processors With Andes Custom Extension at TSMC 2019 Open Innovation Platform Ecosystem Forum
- Tachys Technologies Unveils Ultra-Low Power Dissipation Serial Transceiver Technology With Full-Duplex 3.2 Gbps Throughput
- MIPS Technologies kicks off new alliance program giving 32- and 64-Bit designers key tools and applications
Latest News
- Caspia Launches New RTL Security Analyzer Enabling Agentic Silicon Security Verification
- Europe’s stealth leading-edge process technology
- Combined CapEx of Top Eight CSPs to Exceed $710 Billion in 2026; Google Leads ASIC Deployment with TPUs
- UMC Announces Key Changes in Executive Leadership
- Akeana Partners with Axiomise for Formal Verification of Its Cores