Tachys Technologies Unveils Ultra-Low Power Dissipation Serial Transceiver Technology With Full-Duplex 3.2 Gbps Throughput
Tachys Technologies Unveils Ultra-Low Power Dissipation Serial Transceiver Technology With Full-Duplex 3.2 Gbps Throughput
Sophia-Antipolis, FRANCE - (September 10th, 2001) - Tachys Technologies, a leading provider of advanced backplane interconnect technology, today unveiled its new high-speed serial data transmission technology. This technology will significantly increase the performance and reduce the cost of local area network (LAN) and wide area network (WAN) packet management hardware by lowering system power and heat requirements as well as circuit board design time.
Implemented in a .18 CMOS process, the link includes a serdes that transmits and receives data serially over two differential pairs, delivering a programmable, point-to-point full-duplex throughput of 1.0 to 3.2 Gbps, with the ability to run at full speed with less than 100 mW of power dissipation. The serdes embeds on-board clock generators and a programmable pre-emphasizer that counters signal distortion. In addition to the serdes, the technology implements a link-layer flow control mechanism that guarantees lossless transmission and provides backpressure, thus simplifying chipset and system architecture.
The technology will be ideal for applications that require chip-to-chip and board-to-board data transmission over printed circuit boards (PCB) or several meters of cabling, and in particular for high-throughput backplane interconnects and switch fabric subsystems found in LAN and WAN switches and concentrators.
About Tachys Technologies
Tachys Technologies is a leading provider of backplane interconnect technology that provides innovative, high-speed interconnect building blocks for data communications equipment. Tachys is headquartered in the heart of France's Telecom Valley in Sophia Antipolis. For more information please visit www.tachys.com or at Booth 6939 at Networld+Interop in Atlanta, September 11-13 th 2001.
For further Press information :
Tachys Technologies
Daniel Mayer
Director, Marketing
+33 4 97 23 41 73
dmayer@tachys.com
Related Semiconductor IP
- 8MHz / 40MHz Pierce Oscillator - X-FAB XT018-0.18µm
- UCIe RX Interface
- Very Low Latency BCH Codec
- 5G-NTN Modem IP for Satellite User Terminals
- 400G UDP/IP Hardware Protocol Stack
Related News
- M31 Advances AIoT Innovation with Ultra Low Power Memory Compilers on TSMC N6e Platform
- Microchip Unveils First 3 nm PCIe® Gen 6 Switch to Power Modern AI Infrastructure
- Ensphere 10 Gbps Optical Transceiver Silicon Supports New Thunderbolt Active Optical Cables
- MoSys Announces Second Generation Bandwidth Engine IC Delivering up to 384 Gbps Throughput in a Single Device
Latest News
- Alchip Reports ASIC-Leading 2nm Developments
- AI Demand Drives 4Q25 Global Top 10 Foundries Revenue Up 2.6% QoQ; Samsung Gains Share and Tower Moves Up in Rankings
- GlobalFoundries Announces Availability of AutoPro150 eMRAM Technology on Enhanced FDX Platform for Advanced Automotive Applications
- Axiomise Launches nocProve for NoC Verification
- CAST Debuts TSN-EP-10G IP for High-Performance, Time-Sensitive Networking Ethernet Designs