Indian design house rolls IP verification suite
Richard Goering
(09/20/2004 9:00 AM EDT)
Santa Cruz, Calif. — Verification intellectual property (IP) provider Netsys Software Pvt. Ltd. isn't one of those companies that's moved its engineering facilities to India — it started in New Delhi in the first place. Now Netsys Software (nSys) has set up an office in Fremont, Calif., and is selling its products, including a new offering for Advanced Switching Interconnect (ASI), to the North American market.
The company's nVS family includes verification IP for PCI Express, PCI-X versions 1.0 and 2.0, PCMCIA, IEEE 1284 and a UART. These products include bus-functional models, monitors, checkers and test suites, and are available in both encrypted and source-code form in Verilog or VHDL.
Earlier this month, nSys (www.nsysinc.com) rolled out nVS for ASI in Verilog. It includes built-in suites for random, directed and error tests; multiple instantiations for creating complex verification environments; error injection and detection; and an ability to drive bus traffic as an ASI requester. It was validated using the Intel ASI bus-functional model, nSys said.
Behind the nSys IP offerings are 25 engineers in New Delhi. The company's Fremont office is run by Ram Gopalan, director of U.S. operations, a founder of reconfigurable processor startup Cognigine Corp. Gopalan said he's working with several Indian companies that are attempting to bring their expertise to a broader market.
"I recognized an opportunity to do a reverse flow of companies from India," Gopalan said. "I realized that a lot of small groups had specific domain expertise, and required strategic market knowledge to bring them to the U.S. and get established."
nSys was founded several years ago by Atul Bhatia, the company's president. Bhatia worked at DCM Data Products for 20 years in India, where he was an ASIC designer. nSys was founded with the intent of starting an ASIC services company, but that proved to be difficult, Gopalan said.
"Being a services company when you're small is difficult, because customers want size and stability," Gopalan said. "So we got the idea of productizing the verification process. We picked standard I/O areas, especially PCI, since the team had developed a PCI core at DCM."
New-product 'platform'
nSys then developed a "platform" that allowed it to quickly turn out new verification IP products, Gopalan said. Members of the nVS family use the same API, so all that needs to change, with a new offering, are the bus-functional model and the test suites. nSys intends to extend beyond PCI into other interconnect standards.
Two of the company's initial customers were leading EDA software providers Cadence Design Systems Inc. and Synopsys Inc. nSys develops SystemC verification IP for Cadence, and Vera verification IP for Synopsys. Meanwhile, the products that nSys sells on its own are offered in Verilog and VHDL.
Other customers listed at the nSys Web site include AMD, AMCC, Cisco Systems, Dolphin, Genesys, Matrox, Microsoft, Myricom and Pericom.
While others provide verification IP, nSys claims a couple of advantages. One is ease of use. "You can be up and running with our suites in 30 minutes," Gopalan said. "The API has just four commands, and by juggling parameters of those commands, you can pretty much do the complete verification."
Another selling point is the availability of Verilog and VHDL source code. Yet another is the content of the IP offerings, which include a monitor that provides a graphical display and a compliance checker that can point to line numbers in a spec.
Single licenses for nSys' verification IP start at $10,000. An unlimited license can accommodate any number of users for encrypted IP, as well as the option to buy source code. nSys also provides services to back up its verification IP.
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
Related News
- Siemens delivers AI- accelerated verification for analog, mixed-signal, RF, memory, library IP and 3D IC designs in Solido Simulation Suite
- DCD-SEMI Joins MIPI Alliance and Unveils Latest I3C IP at MIPI Plugfest Warsaw 2025
- Arteris Addresses Silicon Design Reuse Challenge with New Magillem Packaging Product for IP Blocks and Chiplets
- Indian Startup Builds Full-Stack Edge AI Chips Using In-House IP
Latest News
- Mixel MIPI IP Integrated into Automotive Radar Processors Supporting Safety-critical Applications
- GlobalFoundries and Navitas Semiconductor Partner to Accelerate U.S. GaN Technology and Manufacturing for AI Datacenters and Critical Power Applications
- VLSI EXPERT selects Innatera Spiking Neural Processors to build industry-led neuromorphic talent pool
- SkyWater Technology and Silicon Quantum Computing Team to Advance Hybrid Quantum-Classical Computing
- Dnotitia Revolutionizes AI Storage at SC25: New VDPU Accelerator Delivers Up to 9x Performance Boost