India Doesn't Need Its Own Fab
Meenakshi Vashist, EET India (March 23, 2020)
Observations from a technologist that transitioned into India’s IC design industry during the 90s.
As a technologist who transitioned from telecom-system R&D to IC design in the mid-1990s, I have witnessed nearly the entire evolution of the IC design industry in India from its beginning to its present form. So what are my main observations?
The industry started off in the mid-1980s with a strong talent pool of engineers from top schools who had many opportunities to work on exciting projects in India and overseas. Some took jobs in the United States. Others worked at homegrown, largely state-funded electronic system and product companies as part of vertically designed organizations; in these, an engineer would be involved in the project starting with development of the product specs and take the product through architecture, implementation, validation, field trials, and industrial qualification.
These were engineers who were passionate about their work and performed it at significantly lower labor costs than their counterparts elsewhere in the world.
To read the full article, click here
Related Semiconductor IP
- Multi-channel, multi-rate Ethernet aggregator - 10G to 400G AX (e.g., AI)
- Multi-channel, multi-rate Ethernet aggregator - 10G to 800G DX
- 200G/400G/800G Ethernet PCS/FEC
- 50G/100G MAC/PCS/FEC
- 25G/10G/SGMII/ 1000BASE-X PCS and MAC
Related News
- India set for fab
- India Prepares to Build Nation's First Chip Fab
- Digital Core Design increases its presence in India
- Philips starts 65-, 90-nm chip design in India
Latest News
- How CXL 3.1 and PCIe 6.2 are Redefining Compute Efficiency
- Secure-IC at Computex 2025: Enabling Trust in AI, Chiplets, and Quantum-Ready Systems
- Automotive Industry Charts New Course with RISC-V
- Xiphera Partners with Siemens Cre8Ventures to Strengthen Automotive Security and Support EU Chips Act Sovereignty Goals
- NY CREATES and Fraunhofer Institute Announce Joint Development Agreement to Advance Memory Devices at the 300mm Wafer Scale