Codasip announces strategic licensing agreement with EnSilica for its CHERI-enabled embedded CPU from the 700 family
Munich, Germany and Oxford, United Kingdom -- November 19, 2025 - Codasip® a leading provider of functional safety (ISO26262) and cybersecurity (ISO21434) RISC-V CPUs, and EnSilica®, a leading provider of mixed-signal and digital ASICs (Application-Specific Integrated Circuits), today announced a strategic licensing agreement of Codasip’s CHERI-enabled (Capability Hardware Enhanced RISC Instructions) embedded CPU IP product from its proven 700 family of cores. EnSilica will integrate the CPU into its recently announced quantum-resilient commercial-off-the-shelf (COTS) processor device. This chip will be generally available through standard distribution channels.
The new COTS device is designed for deployment at the cyber-physical boundary, where state-of-the-art security is paramount. For use in defence, industrial, automotive and aerospace markets, these systems must achieve the highest levels of resilience. CHERI provides a step-change in security by deterministically removing the memory-safety vulnerabilities that are all too common in networked devices and enabling performant fine-grained compartmentalisation of software.
Codasip as the leading supplier of commercial CHERI-RISC-V processors is a founding member of the CHERI Alliance. The company’s engineers have been instrumental in defining the CHERI-RISC-V specification and creating a wide range of commercial embedded cores, receiving numerous awards for this work.
Dr Ron Black, CEO of Codasip, said: “Our strategic partnership with EnSilica is already gaining momentum as we work together to unlock the full potential of our leading-edge 32-bit and 64-bit CHERI-RISC-V CPUs. This first business partnership with EnSilica around our CHERI-RISC-V embedded processor marks an exciting milestone. CHERI is a game-changing technology and brings huge potential to work on further business opportunities in the future.”
Ian Lankshear, CEO of EnSilica, added: “Partnering with Codasip allows us to bring commercial-grade CHERI-enabled security into our next-generation secure quantum-resilient microcontroller. This collaboration strengthens our ability to deliver functionally safe and cyber-resilient silicon for long-lifecycle applications that demand the highest levels of trust and assurance.”
Related Semiconductor IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- Compact Embedded RISC-V Processor
- Multi-core capable 64-bit RISC-V CPU with vector extensions
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- RISC-V AI Acceleration Platform - Scalable, standards-aligned soft chiplet IP
Related News
- EnSilica and Codasip announce strategic partnership
- EnSilica launches major new version of its eSi-RISC Development Suite
- EnSilica's eSi-RISC embedded processors validated for Mentor Graphics' Precision Synthesis FPGA design flow
- EnSilica declares "Open Season" on the 8051
Latest News
- Synopsys Appoints Mike Ellow as Chief Revenue Officer
- Ainekko Buys Esperanto Hardware IP, Open-Sources It
- Frontgrade Gaisler and DELTATEC Enable Advanced Space Computing Across Multiple Missions
- Codasip announces strategic licensing agreement with EnSilica for its CHERI-enabled embedded CPU from the 700 family
- proteanTecs and Akeana Announce Joint Initiative to Drive Next-Generation RISC-V Processor Performance