IBM Demos III-V FinFETs on Silicon
CMOS Compatible Process for Advanced Nodes
R. Colin Johnson, EETimes
6/18/2015 10:20 PM EDT
PORTLAND, Ore.--The entire semiconductor industry is trying to find a way to exploit the higher electron mobility of indium, gallium and arsenide (InGaAs) without switching from silicon substrates, including the leaders at Intel and Samsung. IBM has demonstrated how to achieve this with standard CMOS processing.
Last month IBM showed a technique of putting III-V compounds of InGaAs onto silicon-on-oxide (SOI) wafers, but now a different research group claims to have found an even better way that uses regular bulk-silicon wafers and have fabricated the InGaAs-on-silicon FinFETs to prove it.
"Starting from a bulk silicon wafer, instead of SOI, we first put down an oxide layer and make a trench through to the silicon below, then grow the indium gallium arsenide from that seed--its a very manufacturable process," Jean Fompeyrine, manager of advanced functional materials told EE Times. Fompeyrine performed the work with Lukas Czornomaz, an advanced CMOS scientist with IBM Research.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related News
- Intel, IBM Dueling 14nm FinFETS
- Realtek Deploys Cadence Tempus Timing Solution to Deliver Working Silicon on N12 Design
- Arm Collaborates with Microsoft on Custom Silicon to Unlock Sustainable, AI-Driven Infrastructure
- Omni Design Technologies Announces Expanded Silicon IP Solutions on Multiple TSMC Processes
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers