Google, HP, Oracle Join RISC-V
Open source processor core gains traction
Rick Merritt
EETimes (12/28/2015 08:00 AM EST)
SAN JOSE, Calif. – RISC-V is on the march as an open source alternative to ARM and Mips. Fifteen sponsors, including a handful of high tech giants, are queuing up to be the first members of its new trade group which will host next week its third workshop for the processor core.
RISC V is the latest evolution of the original RISC core developed more than 25 years ago by Berkeley’s David Patterson and Stanford’s John Hennessey. In August 2014, Patterson and colleagues launched an open source effort around the core as an enabler for a new class of processors and SoCs with small teams and volumes that can’t afford licensed cores or get the attention of their vendors.
To read the full article, click here
Related Semiconductor IP
- GPNPU Processor IP - 32 to 864TOPs
- ECC7 Elliptic Curve Processor for Prime NIST Curves
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- 64-bit High Performance Out-of-Order Processor - Out-of-Order, 3/4/6-Wide Decode
- ARC-V RPX Series Functional Safety Processor IP
Related News
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- RISC-V in AI and HPC Part 1: Per Aspera Ad Astra?
- RISC-V in AI and HPC Part 2: Per Aspera Ad Astra?
- HPC Innovator Taps Aion Silicon for $12M RISC-V Accelerator Program
Latest News
- Creonic Releases DVB-S2X Demodulator Version 6.0 with Increased Bitwidth and Annex M Support
- Arm Q1 FYE26 Revenue Exceeds $1 Billion for Second Consecutive Quarter
- 1‑VIA Expands Globally with New India R&D Office in Pune to Accelerate Innovation in Data Center Connectivity
- Perceptia Releases Design Kit for pPLL05 on GlobalFoundries 22FDX Platform
- aiMotive Signs License Agreement with Socionext for aiWare NPU IP to Power Next-Gen ADAS SoC