RISC-V in AI and HPC Part 2: Per Aspera Ad Astra?
By Anton Shilov, EETimes (January 13, 2025)
—Second in a three-part series. You can read the first article here
While there are hundreds of companies that adopt Arm technology, not many of them develop their own custom cores. Something similar will likely happen in the case of RISC-V: companies that need a very specific core and control of their firmware and software stack will be more inclined to design a core from scratch.
For example, Seagate and Western Digital use custom RISC-V cores for their storage controllers. Companies that need to run a lot of off-the-shelf software will prefer off-the-shelf cores or even Arm or x86 CPUs.
“Designing your own core can make sense in certain niche/edge cases,” Ian Ferguson, senior director at SiFive, told EE Times. “At a high level, this is driven by whether you need to customize instructions or have a specific design to own the entire software stack for competitive differentiation reasons.”
To read the full article, click here
Related Semiconductor IP
- RISC-V CPU IP
- RISC-V Vector Extension
- RISC-V Real-time Processor
- RISC-V High Performance Processor
- 32b/64b RISC-V 5-stage, scalar, in-order, Application Processor. Linux and multi-core capable. Maps upto ARM A-35. Optimal PPA.
Related News
- RISC-V in AI and HPC Part 1: Per Aspera Ad Astra?
- SiFive Highlights Key Inflection Points Driving RISC-V Adoption for AI and Introduces Intelligence XM Series for AI Workload Acceleration
- SEMIFIVE Extends Partnership with Arm to Advance AI and HPC SoC Platforms
- DeepComputing and Andes Technology Partner to Develop the World's First RISC-V AI PC with 7nm QiLai SoC, Featuring Ubuntu Desktop
Latest News
- Imagination looks to the future with a new CRO
- Electronic System Design Industry Posts $5.1 Billion in Revenue in Q3 2024, ESD Alliance Reports
- Creonic Introduces Doppler Channel IP Core
- Chip Interfaces Successfully Completes Interlaken IP Interoperability Test with Cadence 112G Long-Reach PHY
- RISC-V in AI and HPC Part 2: Per Aspera Ad Astra?