FPGA Development Opens Up
By Steve Leibson, EETimes (December 14, 2021)
An open approach to FPGA development is emerging as promoters seek to foster an open-source ecosystem of development tools that will extend the technology.
Pierre-Emmanuel Gaillardon of the Open Source FPGA Foundation noted during an event co-located with this year’s Design Automation Conference that multiple projects are already underway. Key challenges include open development of core FPGA fabrics, along with accessible tooling and design flows.
Aspiring entrants to the FPGA market will be shut out without these advances, Gaillardon asserted.
Available open-source tools include logic synthesis, floor planning, place-and-route, static timing analysis and JTAG-based debugging tools. Still needed is a tailored FPGA design interface. Gaillardon said the list of FPGA development tools remains long and largely unaddressed, including a TcL interpreter and compiler wrapper.
To read the full article, click here
Related Semiconductor IP
- UCIe RX Interface
- Very Low Latency BCH Codec
- 5G-NTN Modem IP for Satellite User Terminals
- 400G UDP/IP Hardware Protocol Stack
- AXI-S Protocol Layer for UCIe
Related News
- Flex Logix Opens Up Licensing to its InferX AI Technology
- TASKING, Andes, and MachineWare Team Up to Facilitate Rapid Development of RISC-V ASIL Compliant Automotive Silicon
- Arm Announces New Automotive Technologies to Accelerate Development of AI-enabled Vehicles by up to Two Years
- Innova finalizes its flow and resource management software platform and opens up to the international market
Latest News
- AI Demand Drives 4Q25 Global Top 10 Foundries Revenue Up 2.6% QoQ; Samsung Gains Share and Tower Moves Up in Rankings
- GlobalFoundries Announces Availability of AutoPro150 eMRAM Technology on Enhanced FDX Platform for Advanced Automotive Applications
- Axiomise Launches nocProve for NoC Verification
- CAST Debuts TSN-EP-10G IP for High-Performance, Time-Sensitive Networking Ethernet Designs
- Synopsys Introduces Software-Defined Hardware-Assisted Verification to Enable AI Proliferation