FPGA Development Opens Up
By Steve Leibson, EETimes (December 14, 2021)
An open approach to FPGA development is emerging as promoters seek to foster an open-source ecosystem of development tools that will extend the technology.
Pierre-Emmanuel Gaillardon of the Open Source FPGA Foundation noted during an event co-located with this year’s Design Automation Conference that multiple projects are already underway. Key challenges include open development of core FPGA fabrics, along with accessible tooling and design flows.
Aspiring entrants to the FPGA market will be shut out without these advances, Gaillardon asserted.
Available open-source tools include logic synthesis, floor planning, place-and-route, static timing analysis and JTAG-based debugging tools. Still needed is a tailored FPGA design interface. Gaillardon said the list of FPGA development tools remains long and largely unaddressed, including a TcL interpreter and compiler wrapper.
To read the full article, click here
Related Semiconductor IP
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- MIPI SoundWire I3S Peripheral IP
- LPDDR6/5X/5 Controller IP
- Post-Quantum ML-KEM IP Core
- MIPI SoundWire I3S Manager IP
Related News
- Flex Logix Opens Up Licensing to its InferX AI Technology
- Microchip FPGAs Speed Intelligent Edge Designs and Reduce Development Cost and Risk with Tailored PolarFire® FPGA and SoC Solution Stacks
- TASKING, Andes, and MachineWare Team Up to Facilitate Rapid Development of RISC-V ASIL Compliant Automotive Silicon
- Arm Announces New Automotive Technologies to Accelerate Development of AI-enabled Vehicles by up to Two Years
Latest News
- SEALSQ and IC’Alps Unify Expertise to Deliver Integrated Post-Quantum Cybersecurity and Functional Safety for Autonomous Vehicles
- PUFsecurity’s PUFrt Anchors the Security of Silicon Labs’ SoC to Achieve the Industry’s First PSA Certified Level 4
- The next RISC-V processor frontier: AI
- PQShield joins EU-funded FORTRESS Project: Pioneering Quantum-Safe Secure Boot for Europe’s Digital Future
- PQSecure Achieves NIST CAVP Validation