FPGA Development Opens Up
By Steve Leibson, EETimes (December 14, 2021)
An open approach to FPGA development is emerging as promoters seek to foster an open-source ecosystem of development tools that will extend the technology.
Pierre-Emmanuel Gaillardon of the Open Source FPGA Foundation noted during an event co-located with this year’s Design Automation Conference that multiple projects are already underway. Key challenges include open development of core FPGA fabrics, along with accessible tooling and design flows.
Aspiring entrants to the FPGA market will be shut out without these advances, Gaillardon asserted.
Available open-source tools include logic synthesis, floor planning, place-and-route, static timing analysis and JTAG-based debugging tools. Still needed is a tailored FPGA design interface. Gaillardon said the list of FPGA development tools remains long and largely unaddressed, including a TcL interpreter and compiler wrapper.
To read the full article, click here
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
Related News
- Flex Logix Opens Up Licensing to its InferX AI Technology
- TASKING, Andes, and MachineWare Team Up to Facilitate Rapid Development of RISC-V ASIL Compliant Automotive Silicon
- Arm Announces New Automotive Technologies to Accelerate Development of AI-enabled Vehicles by up to Two Years
- Innova finalizes its flow and resource management software platform and opens up to the international market
Latest News
- Quintauris and Elektrobit Partner to Enable Reliable RISC-V Solutions for Automotive
- Wind River Joins the CHERI Alliance and Collaborates with Innovate UK to Accelerate Cybersecurity Innovation
- Arteris and MIPS Partner to Accelerate Development for Physical AI Platforms
- DCD-SEMI expands CryptOne with EdDSA Curve25519 IP core for secure embedded systems
- Syntacore's SCR RISC-V IP Now Supports Zephyr 4.3