Fabless Business Model Not Working, Say CEOs
The fabless semiconductor business model is dysfunctional, and can only be got to work again if there are some significant technical breakthroughs, according to a number of company chief executives.
“The current way of doing things is broken. Innovation is stalled, and the cost of customization is prohibitive. It will cost $50 million to develop a 65nm chip,” Ronnie Vasishta, CEO of Israeli firm eASIC, told the recent IFF2005 conference.
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
- CAN-FD Controller
Related News
- Fabless Companies Need Fab Links, Say Conference Speakers
- Panelists question fabless model viability
- New semi model: fabless and designless
- Intel exec says fabless model "collapsing"
Latest News
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP