EXTOLL collaborates with PsiQuantum as a Key Partner for High-Speed SerDes IP
Mannheim, Germany -- September 10, 2024 — EXTOLL, a leading provider of high-speed and ultra-low-power SerDes and Chiplet connectivity, has been selected by PsiQuantum as a key SerDes IP block supplier for its digital ASIC development.
“This collaboration emphasizes EXTOLL´s strength in ultra-low power design, particularly in the GF22FDX process geometry. We are happy and honored to jointly work with PsiQuantum a renowned industry leader on Quantum computing”, says Dirk Wieberneit, CEO of EXTOLL.
EXTOLL´s IP is optimized to deliver highest speeds at smallest footprint and lowest power consumption, enabling a super energy-efficient solution for chiplet-based systems. The SerDes IP core supports line speeds up to 32 Gbps per lane and comes with generic support of various protocols and availability in GF12 - GF22nm process nodes.
Please address your inquiries to sales@extoll.com and visit our website at www.extoll.com
Related Semiconductor IP
- Extended Long-Reach (XLR) Multi Standard SerDes (MSS) IP
- 1-56Gbps Serdes - 7nm (Multi-reference Clock)
- 1-56Gbps Serdes - 7nm (Ultra Low Latency)
- 1-56Gbps Serdes - 7nm (Area-optimized)
- 1-112Gbps Serdes - 7nm
Related News
- EXTOLL collaborates with BeammWave and GlobalFoundries as a Key SerDes IP Partner for Lowest Power High-Speed ASIC
- EXTOLL collaborates with BAE Systems as a Key Partner for High-Speed SerDes IP
- EXTOLL collaborates with Frontgrade Technologies for High-Speed SerDes IP
- Kandou Uses Cadence Analog/Mixed-Signal Timing and Power Signoff Tools to Deliver High-Speed SerDes PHY IP Design on 28nm Process
Latest News
- How CXL 3.1 and PCIe 6.2 are Redefining Compute Efficiency
- Secure-IC at Computex 2025: Enabling Trust in AI, Chiplets, and Quantum-Ready Systems
- Automotive Industry Charts New Course with RISC-V
- Xiphera Partners with Siemens Cre8Ventures to Strengthen Automotive Security and Support EU Chips Act Sovereignty Goals
- NY CREATES and Fraunhofer Institute Announce Joint Development Agreement to Advance Memory Devices at the 300mm Wafer Scale