Exostiv Labs announces the availability of its 'EXOSTIV' solution for FPGA debug.
October 14, 2015 -- Exostiv Labs (formerly ‘Yugo Systems’) (www.exostivlabs.com) has launched ‘EXOSTIV’, the company’s flagship solution that provides a breakthrough visibility on FPGA during debug and verification in the lab.
During the first quarters of 2015, EXOSTIV was demonstrated to key players of the industry using FPGA as a target technology or as a prototyping solution for their products.
‘This has been an exciting year for us. We have met FPGA design teams worldwide.’ Frederic Leens, CEO of Exostiv Labs says. ‘It is extremely rewarding to see the FPGA engineering community’s enthusiasm for EXOSTIV – even during early previews. Moreover, we have learned a lot from the field during this year.’
EXOSTIV is a new kind of embedded instrumentation solution that provides up to 200,000 times more visibility on FPGA than traditional solutions. It targets debug and verification on FPGA board prototypes at speed of operation.
EXOSTIV provides extended visibility on internal nodes over large periods of time with a minimal impact on the FPGA resources. The context for using EXOSTIV is typically system bring-up. EXOSTIV helps reveal issues related to complex interactions between a large number of IPs, when simulation is impracticable because of the need to run the system during hours or days, or when there are inaccuracies in the simulation models.
‘Engineers worldwide are wondering whether testing FPGA in the lab must be part of the design flow. We think that the ability to reprogram FPGA over and over again is a gigantic opportunity, as designs can be evaluated at speed of operation’. Frederic Leens adds. ‘Exostiv Labs is committed to providing tools dedicated to FPGA that are in line with the complexity of today’s FPGA chips. EXOSTIV is the first of these tools.’
EXOSTIV is available now for Xilinx Series 7 FPGA and Zynq. Pricing for a complete solution starts at € 3,500 ($ 4,000).
Related Semiconductor IP
- UCIe Chiplet PHY & Controller
- MIPI D-PHY1.2 CSI/DSI TX and RX
- Low-Power ISP
- eMMC/SD/SDIO Combo IP
- DP/eDP
Related News
- DINI Group announces full integration with EXOSTIV FPGA Debug Solution
- Exostiv Labs now supports Intel Stratix 10 FPGA
- Exostiv Labs achieves 50 Gbps interoperability tests with Avnet ONIX board.
- S2C Announces Next-Gen Prodigy MDM Pro to Simplify and Speed Up FPGA Prototyping Debug Process
Latest News
- Global Semiconductor Sales Increase 17.1% Year-to-Year in February
- Altera Starts Production Shipments of Industry’s Highest Memory Bandwidth FPGA
- Blumind reimagines AI processing with breakthrough analog chip
- 32-bit RISC-V processor based on two-dimensional semiconductors
- pSemi Files Patent Infringement Lawsuit Against Cirrus Logic and Lion Semiconductor