DINI Group announces full integration with EXOSTIV FPGA Debug Solution
March 21, 2016 -- DINI Group announces successful integration of the EXOSTIV FPGA Debug Solution with our Xilinx UltraScale and Virtex-7 series of ASIC Prototyping Products. The EXOSTIV solution enables FPGA debug at very high data rates into a large external memory (up to 8GB).
“We solved a difficult network test fixture bug using the bright orange EXOSTIV box, proving the value of the EXOSTIV solution,” said Mike DINI, president of DINI Group. “Our live TOE_IoT demonstration was crashing after 20 seconds of continuous operation. ChipScope Pro ILA and other debug solutions weren’t providing nearly enough memory depth. Network capture boards, which cannot handle 10GbE at >90% bandwidth were dropping packets. This lack of visibility made the debug process significantly more complicated, bordering on impossible. The EXOSTIV solution gave us deep debug memory depth at full bandwidth. We were able, in short order, to find and fix the Verilog bug in the test fixture.”
No custom hardware interfaces were required since the EXOSTIV box cables directly to SFP/QSFP sockets, which are native to DINI Group’s Virtex-7 and UltraScale products. The tools were easy to use and intuitive. The logic added internally to the FPGA by the EXOSTIV tools was minimally invasive and did not affect the timing of the design.
DINI Group is an established leader in large, FPGA-based boards, critical IP, and systems. DINI Group FPGA boards are used in large quantities for ASIC and SOC prototyping, low-latency trading, and high performance computing. From their corporate campus in La Jolla, California, DINI Group employees have supplied over fourteen billion ASIC gates.
Exostiv Labs (www.exostivlabs.com) is a division of Byte Paradigm sprl, a company incorporated in Belgium. Exostiv Labs is a trade name of Byte Paradigm sprl for solutions dedicated to FPGA and Programmable Logic.
Related Semiconductor IP
- 6-bit, 12 GSPS Flash ADC - GlobalFoundries 22nm
- LunaNet AFS LDPC Encoder and Decoder IP Core
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
- PDM Receiver/PDM-to-PCM Converter
Related News
- Packet Plus and Dini Group partner to provide new approach to debug networking on logic emulation platforms
- Exostiv Labs announces the availability of its 'EXOSTIV' solution for FPGA debug.
- Microchip FPGAs Speed Intelligent Edge Designs and Reduce Development Cost and Risk with Tailored PolarFire® FPGA and SoC Solution Stacks
- PCI-SIG® Announces PCIe® Optical Interconnect Solution
Latest News
- AimFuture, a Leader in Home Appliance NPUs, to Integrate Mesacure Company’s AI Algorithms
- Security in the Quantum Era: From Cryptography to Trust — ICTK Introduces a Hardware Trust Foundation for the Quantum Era
- TES unveils a next-generation Elliptic Curve Digital Signature Algorithm (ECDSA) IP Core for Secure IoT, Blockchain, and Industrial Systems
- Seligman Ventures Leads Cognichip’s $60M Series A to Back Physics-Informed AI for Chip Design, Intel CEO Lip-Bu Tan and Seligman Ventures’ Umesh Padval Join the Board
- SEMI Projects Double-Digit Growth in Global 300mm Fab Equipment Spending for 2026 and 2027