Denali's Blueprint Employed by Atheros to Enhance SoC Design Productivity and Enable Rapid IP Reusability
New ESL Methodology Incorporates CSR Automation Management for Hardware and Software Design Accelerating Development Process
SUNNYVALE, Calif. -- March 27, 2008 -- Denali Software, Inc., a world-leading provider of electronic design automation (EDA) software and intellectual property (IP), today announced it has licensed its Blueprint(TM) product to Atheros Communications, Inc., a leading developer of advanced wireless and wired solutions. Atheros will employ Blueprint's SoC design tools in developing the company's Radio-on-Chip for Mobile(R) (ROCm(R)) solutions and other products. The Denali Blueprint Compiler was specifically designed for hardware and software engineers to generate and manage all control registers throughout the design process, to speed pre-silicon validation, maintain architectural quality and thus, increase productivity.
"The Blueprint system-level design tool significantly reduces integration time, helps ensure consistency and eases propagation of changes throughout the design and verification process," said Steve Padnos, methodology architect for Atheros. "Atheros selected Denali because it provides an integral and valuable platform solution for SoC design."
"Denali understands the challenges facing design teams and the error-prone processes that occur between the register specification and implementation prior to finalizing the design requirements," said Mark Gogolewski, CTO at Denali Software. "Our customers, such as Atheros, can utilize Blueprint Compiler to significantly shorten the time required to pre-silicon hardware/software integration and build complex SoCs."
About Denali Blueprint
Denali Blueprint is a SystemRDL compiler that enables a system-level approach to automating specification, view generation, and management of control registers for IP and SoC design. Blueprint will generate necessary outputs and views for design, verification, documentation, software development, post silicon debug and even enables early software development with SystemC(TM) Transaction Level Models. Blueprint guarantees interoperability with other EDA tools by inputting and outputting IP-XACT and SystemRDL formats. For more information about Blueprint, visit: http://www.denali.com/products/blueprint.html.
About Denali Software
Denali Software, Inc. is a world-leading provider of electronic design automation (EDA) software and intellectual property (IP) for system-on-chip (SoC) design and verification. Denali delivers the industry's most trusted solutions for deploying PCI Express, NAND Flash and DDR DRAM subsystems. Developers use Denali's EDA, IP and services to reduce risk and speed time-to-market for electronic system and chip design. Denali is headquartered in Sunnyvale, California and has offices around the world to serve the global electronics industry. More information about Denali, its products and services is available at http://www.denali.com.
Related Semiconductor IP
- Multi-channel, multi-rate Ethernet aggregator - 10G to 400G AX (e.g., AI)
- Multi-channel, multi-rate Ethernet aggregator - 10G to 800G DX
- 200G/400G/800G Ethernet PCS/FEC
- 50G/100G MAC/PCS/FEC
- 25G/10G/SGMII/ 1000BASE-X PCS and MAC
Related News
- CoWare Platform-driven ESL Design Methodology Reduces Design Cycles for IBM PowerPC 440 and IBM CoreConnect(TM)-based Applications
- The European Space Agency and Prosilog collaborate to implement a new system level design methodology
- UMC Introduces Breakthrough RFCMOS Design Methodology
- ARM And Synopsys to Deliver Industry’s First Reference Verification Methodology Based on SystemVerilog
Latest News
- How CXL 3.1 and PCIe 6.2 are Redefining Compute Efficiency
- Secure-IC at Computex 2025: Enabling Trust in AI, Chiplets, and Quantum-Ready Systems
- Automotive Industry Charts New Course with RISC-V
- Xiphera Partners with Siemens Cre8Ventures to Strengthen Automotive Security and Support EU Chips Act Sovereignty Goals
- NY CREATES and Fraunhofer Institute Announce Joint Development Agreement to Advance Memory Devices at the 300mm Wafer Scale