Design costs for complex chip architectures reaching $100 million
Mark LaPedus
(06/18/2004 1:00 PM EDT)
PALO ALTO, Calif. — The overall development cost for a new chip architecture continues to skyrocket, with some next-generation designs are running $100 million each, according to a Texas Instruments Inc. executive.
Gene Frantz, Principal Fellow at TI, said it is somewhat misleading to say that overall IC design costs are running $20 million or more per product. In reality, total development cost for a new, complex chip architecture is running at about $100 million per product, Frantz said. Overall cost includes the design, user guides, support and other items, he said.
Frantz added there are vast changes taking place in terms of developing new chip architectures. So what's driving up overall IC design costs?
"The era of [instruction-set architectures] is over," Frantz said. "Innovation has left the silicon. The focus is what runs on top the silicon," he told Silicon Strategies at the 3i iSight Semiconductor Event on Thursday (June 17). The event was co-sponsored by venture capital firm 3i Corp. and the Fabless Semiconductor Association.
The TI technologist was referring to the protocol stacks, software programmability and related functions, which have become key parts in overall chip design.
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- Strategies for Addressing More Complex Custom Chip Design
- Complex SoC Silicon and Software Design Costs Are Skyrocketing
- ICE-G3 EPU Adds Cluster Controller to Save More Energy For Complex Chip Power Architectures
- CEVA Announces Milestone of 100 Million CEVA-powered Cellular IoT Chips Shipped
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack