Design costs for complex chip architectures reaching $100 million
Mark LaPedus
(06/18/2004 1:00 PM EDT)
PALO ALTO, Calif. — The overall development cost for a new chip architecture continues to skyrocket, with some next-generation designs are running $100 million each, according to a Texas Instruments Inc. executive.
Gene Frantz, Principal Fellow at TI, said it is somewhat misleading to say that overall IC design costs are running $20 million or more per product. In reality, total development cost for a new, complex chip architecture is running at about $100 million per product, Frantz said. Overall cost includes the design, user guides, support and other items, he said.
Frantz added there are vast changes taking place in terms of developing new chip architectures. So what's driving up overall IC design costs?
"The era of [instruction-set architectures] is over," Frantz said. "Innovation has left the silicon. The focus is what runs on top the silicon," he told Silicon Strategies at the 3i iSight Semiconductor Event on Thursday (June 17). The event was co-sponsored by venture capital firm 3i Corp. and the Fabless Semiconductor Association.
The TI technologist was referring to the protocol stacks, software programmability and related functions, which have become key parts in overall chip design.
Related Semiconductor IP
- Rad-Hard GPIO, ODIO & LVDS in SkyWater 90nm
- 1.22V/1uA Reference voltage and current source
- 1.2V SLVS Transceiver in UMC 110nm
- 1.8V/3.3V GPIO With I2C Compliant ODIO in GF 55nm
- Verification IP for UALink
Related News
- Strategies for Addressing More Complex Custom Chip Design
- Complex SoC Silicon and Software Design Costs Are Skyrocketing
- ICE-G3 EPU Adds Cluster Controller to Save More Energy For Complex Chip Power Architectures
- CEVA Announces Milestone of 100 Million CEVA-powered Cellular IoT Chips Shipped
Latest News
- EXTOLL received GlobalFoundries Award for “Interface IP Partner of the Year”
- AiM Future and Franklin Wireless Sign MOU to Jointly Develop Lightweight AI Model and High-Efficiency 1 TOPS AI SoC Chipset
- GlobalFoundries and Silicon Labs Partner to Scale Industry-Leading Wi-Fi Connectivity
- GlobalFoundries Announces Availability of 22FDX+ RRAM Technology for Wireless Connectivity and AI Applications
- GlobalFoundries Announces Production Release of 130CBIC SiGe Platform for High-Performance Smart Mobile, Communication and Industrial Applications