Design costs for complex chip architectures reaching $100 million
Mark LaPedus
(06/18/2004 1:00 PM EDT)
PALO ALTO, Calif. — The overall development cost for a new chip architecture continues to skyrocket, with some next-generation designs are running $100 million each, according to a Texas Instruments Inc. executive.
Gene Frantz, Principal Fellow at TI, said it is somewhat misleading to say that overall IC design costs are running $20 million or more per product. In reality, total development cost for a new, complex chip architecture is running at about $100 million per product, Frantz said. Overall cost includes the design, user guides, support and other items, he said.
Frantz added there are vast changes taking place in terms of developing new chip architectures. So what's driving up overall IC design costs?
"The era of [instruction-set architectures] is over," Frantz said. "Innovation has left the silicon. The focus is what runs on top the silicon," he told Silicon Strategies at the 3i iSight Semiconductor Event on Thursday (June 17). The event was co-sponsored by venture capital firm 3i Corp. and the Fabless Semiconductor Association.
The TI technologist was referring to the protocol stacks, software programmability and related functions, which have become key parts in overall chip design.
Related Semiconductor IP
- USB 20Gbps Device Controller
- Ultra-High-Speed Time-Interleaved 7-bit 64GSPS ADC on 3nm
- Fault Tolerant DDR2/DDR3/DDR4 Memory controller
- 25MHz to 4.0GHz Fractional-N RC PLL Synthesizer on TSMC 3nm N3P
- AGILEX 7 R-Tile Gen5 NVMe Host IP
Related News
- Strategies for Addressing More Complex Custom Chip Design
- Complex SoC Silicon and Software Design Costs Are Skyrocketing
- ICE-G3 EPU Adds Cluster Controller to Save More Energy For Complex Chip Power Architectures
- CEVA Announces Milestone of 100 Million CEVA-powered Cellular IoT Chips Shipped
Latest News
- BrainChip Expands Global Reach, Announces Akida Boards and AI Development Kits Available at DigiKey
- Qualitas Semiconductor Successfully Demonstrates Live UCIe PHY IP at AI Infra Summit 2025
- Silicon Creations Announces 1000th Production FinFET Tapeout at TSMC and Immediate Availability of Full IP Library on TSMC N2 Technology
- Intel and NVIDIA to Jointly Develop AI Infrastructure and Personal Computing Products
- Comcores MACsec IP is compliant with the OPEN Alliance Standard