DeFacTo Technologies Announces PLX Technology Adopts HiDFT-SIGNOFF Solution for RTL Testability
Grenoble, France, March 9, 2011. DeFacTo Technologies S.A. today announced that PLX Technology has adopted DeFacTo Technologies’ HiDFT-SIGNOFF Design for Test solution. PLX’s portfolio of high-end PCIe Switches, PCIe Bridges, NAS and DAS storage solutions, USB Controllers and other connectivity products will all benefit from increased test coverage earlier in the design flow, without requiring additional engineering resources.
“As process geometries shrink, the importance of robust DFT and high coverage becomes critical given the increase in gate count and chip complexity,” said Vijay Meduri, vice president of engineering, PLX. “At 40nm nodes and below, there are significantly more steps in the signoff flow which leave very little room for errors to be found late in the flow. With the deployment of the DeFacTo solution we are now able to prevent any last minute surprises in the DFT implementation.”
“We are excited about our collaboration with PLX. Their designs showcase the capabilities of HiDFT-SIGNOFF, especially when it comes to complex control and communication logic where our distinctive capabilities will help PLX engineers reach high-level testability figures in a fraction of the time”, said Chouki Aktouf, Founder & CEO of DeFacTo Technologies. Mr. Aktouf added, “PLX should now see lower NRE and testing costs for the development and production of every design, which uses SIGNOFF in their DFT flow.”
About DeFacTo Technologies
DeFacTo Technologies is a leading provider of Design-for-Test solutions at RTL. DeFacTo solutions enable designers to achieve “Design & DFT” closure at RTL by delivering a high quality suite of tools, which cover planning, analysis, insertion and debug needs. DeFacTo EDA tools HiDFT-SIGNOFF and HiDFT-STAR are silicon proven and are being used by major semiconductor companies to increase fault coverage predictability by strengthening Design and DFT quality at RTL and also by eliminating communication gap between DFT engineers and RTL designers. DeFacTo is headquartered at 167 rue de Mayoussard, 38430 Moirans, France. For more information, visit us at www.defactotech.com.
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- DeFacTo Demonstrates to TESSOLVE the Effectiveness of its RTL Testability Sign-off Solution
- Avery Design Systems Performs RTL At-Speed DFT Testability Analysis
- Defacto Announces a Unified Design Flow to Ensure Coherency Between RTL, UPF, IPXACT and SDC
- Socionext Adopts Defacto Solution for RTL and Gate-level Design Analysis and Building
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack